STMicroelectronics LDL112PU10R
- Part No.:
- LDL112PU10R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-WFDFN Exposed Pad
- Datasheet:
-
LDL112PU10R.pdf
- Description:
- IC REG LINEAR 1V 1.2A 6DFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,061
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDL112PU10R from STMicroelectronics is a 1.0 V fixed-output, 1.2 A low-dropout linear regulator with 300 mV typical dropout at 1 A, ±2.0% output voltage tolerance at 25 °C, reverse current protection, and logic-controlled shutdown. It operates from 1.6 V to 5.5 V input and supports ceramic output capacitors as low as 1 µF - used in USB-powered devices and battery-powered point-of-load regulation.
For engineers reviewing the LDL112PU10R datasheet, LDL112PU10R pinout, LDL112PU10R application, or LDL112PU10R equivalent, key selection criteria include dropout voltage under 1.2 A load, sub-1 µA shutdown current, thermal/short-circuit protection behavior, and compatibility with 1 µF ceramic COUT in space-constrained DFN6 (2x2) or PPAK packages.
Technical Context
The LDL112PU10R uses a PMOS pass transistor architecture enabling true reverse current blocking and ultra-low quiescent current (35 µA typ. at no load). Its internal bandgap reference (800 mV) and error amplifier regulate output via feedback to the ADJ pin in adjustable versions; the fixed 1.0 V version integrates this reference directly into the output stage.
Enable logic control (EN pin) drives an internal gate driver that fully disables the PMOS element during shutdown, achieving ≤1 µA total supply current. Thermal shutdown activates at 165 °C with 20 °C hysteresis, and current limiting clamps short-circuit output to 1.4–2 A independent of input voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.0 V ±2.0% at 25 °C - ensures stable core voltage for low-power microcontrollers and sensors. |
| Max Output Current | 1.2 A guaranteed - supports high-current peripherals like USB PHYs or display drivers without external boost. |
| Dropout Voltage | 300 mV typ. at 1 A load - enables operation from single-cell Li-ion (3.0 V min) down to 1.3 V input while maintaining regulation. |
| Quiescent Current | 35 µA typ. at no load; ≤1 µA in shutdown - extends battery life in always-on IoT endpoints. |
| Input Voltage Range | 1.6 V to 5.5 V - compatible with coin cells, LiPo, USB 5 V, and intermediate rails in multi-rail systems. |
| Output Capacitor | 1 µF ceramic minimum - eliminates need for bulk tantalum or electrolytic, reducing board area and cost. |
| Protection Features | Reverse current blocking, thermal shutdown (165 °C), and current limit (1.4–2 A) - prevents damage during hot-swap, fault, or overtemp events. |
Pinout & Package
LDL112PU10R is available in DFN6 (2x2) mm and PPAK packages. Both expose a thermal pad (EP) connected to GND for enhanced power dissipation. Pin functions are identical across variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | LDO input supply | Accepts 1.6–5.5 V; must be decoupled with ≥1 µF ceramic capacitor near pin. |
| GND | Power and signal reference | Common return path; exposed pad must be soldered to PCB GND plane for thermal and electrical integrity. |
| EN | Logic enable input | Active-high: VIH ≥ 1.4 V, VIL ≤ 0.35 V; floating not allowed - requires pull-up or active control. |
| VOUT | Regulated output | Delivers stable 1.0 V ±2% to load; supports 1–10 µF ceramic output capacitance per stability analysis. |
| NC | No-connect terminal | Not internally bonded; left unconnected on PCB - no routing or stitching required. |
Key Features
| Feature | Design Value |
|---|---|
| Reverse current protection | Blocks backflow from VOUT to VIN in all states (on/off), critical for multi-source power domains and USB OTG applications. |
| Ultra-low shutdown current | ≤1 µA max. when EN = GND - enables >10-year shelf life in battery-backed memory or real-time clocks. |
| Ceramic capacitor compatibility | Stable with 1 µF COUT (ESR < 10 mΩ) - eliminates capacitor aging, leakage, and footprint penalties of tantalum alternatives. |
| Wide temperature range | -40 °C to +125 °C junction - qualified for automotive cabin modules and industrial edge controllers without derating. |
| Integrated current & thermal limit | Self-protecting up to 2 A short-circuit and 165 °C junction - removes need for external fuses or thermal sensors in compact designs. |
Applications
| USB-Powered Portable Instrumentation | Low-Voltage Microcontroller Core Supply |
|---|---|
Use Scenario: Handheld multimeter powered via USB-C with integrated ADC, LCD, and BLE radio. IC Role / Device Role / Timing Role: Primary 1.0 V core rail regulator for ARM Cortex-M0+ MCU and precision analog front-end. Use Value: 300 mV dropout allows full 1.0 V regulation down to 1.3 V input - extending runtime from partially discharged USB power banks. |
Use Scenario: Battery-operated environmental sensor node with ultra-low-power MCU and RF transceiver. IC Role / Device Role / Timing Role: Always-on 1.0 V supply for RTC, wake-up comparator, and retention RAM during deep-sleep mode. Use Value: 35 µA quiescent current and ≤1 µA shutdown minimize standby drain - enabling 5+ year operation on CR2032 coin cell. |
| Industrial Point-of-Load Regulation | Consumer Wearable Power Management |
Use Scenario: Programmable logic controller (PLC) I/O module requiring isolated 1.0 V digital rail from 3.3 V backplane. IC Role / Device Role / Timing Role: Local LDO delivering clean, noise-immune 1.0 V to FPGA configuration memory and interface buffers. Use Value: 57 dB PSRR at 1 kHz suppresses switching noise from upstream DC-DC converters - ensuring reliable FPGA boot and data integrity. |
Use Scenario: Smartwatch with OLED display, motion sensor, and Bluetooth LE SoC operating from single-cell Li-ion. IC Role / Device Role / Timing Role: Secondary LDO generating 1.0 V for sensor hub and touch controller, independent of main SoC rail. Use Value: Reverse current blocking prevents battery discharge through display driver when system is off - eliminating parasitic drain paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout linear regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B102MR-G | 1.0 V fixed, 150 mA max output, 120 mV dropout at 100 mA - lower current, smaller DFN1006 package. | Suitable only for ultra-low-power logic rails (e.g., GPIO level shifters), not 1.2 A loads. | Select if board space is critical and load current ≤150 mA; not a functional replacement for LDL112PU10R's 1.2 A capability. |
| Richtek RT9013-10GB | 1.0 V fixed, 500 mA max output, 250 mV dropout at 500 mA, no reverse current protection. | Lacks reverse blocking - unsuitable for multi-supply systems where VOUT may exceed VIN during power sequencing. | Choose only for cost-sensitive, single-rail consumer apps where reverse current risk is absent and 500 mA suffices. |
Compared with XC6210B102MR-G and RT9013-10GB, LDL112PU10R uniquely delivers 1.2 A output with reverse current blocking and 1 µA shutdown in compact DFN6 (2x2), making it the sole option for high-current, safety-critical battery-powered point-of-load regulation.
Availability
LDL112PU10R is available at Aetrix Electronics and suitable for USB-powered devices, battery-powered instrumentation, and industrial point-of-load regulation requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LDL112PU10R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and consumer markets.
The LDL112 series belongs to ST's high-efficiency LDO portfolio, engineered specifically for ultra-low-power battery-operated systems requiring reverse current blocking, sub-µA shutdown, and ceramic capacitor compatibility.
FAQ
What is the minimum input voltage required to maintain 1.0 V output at 1.2 A load?
The dropout voltage is 350–600 mV over temperature at 1.2 A. To sustain 1.0 V output, VIN must be ≥1.35 V minimum at room temperature and ≥1.6 V across -40 °C to 125 °C. Below this, regulation fails and VOUT drops linearly with VIN.
Can LDL112PU10R be used with a 0.47 µF output capacitor?
No. The datasheet specifies 1–10 µF ceramic output capacitance for stability. A 0.47 µF capacitor falls outside the validated range and risks oscillation or poor transient response, especially under 1.2 A load steps. Use ≥1 µF X5R/X7R ceramic with ESR <10 mΩ.
Does the EN pin require an external pull-up resistor?
Yes. The EN pin has no internal pull-up. Leaving it floating causes undefined operation. A 100 kΩ pull-up to VIN is recommended for default-enable behavior; for controlled sequencing, drive EN actively with a GPIO capable of ≥1.4 V high and ≤0.35 V low thresholds.
Is reverse current protection active when the device is disabled (EN = GND)?
Yes. Reverse current blocking operates in both enabled and disabled states. When EN = GND, the PMOS pass transistor is fully turned off and its bulk/gate are tied to VOUT, physically interrupting all conduction paths from VOUT to VIN - even if VOUT exceeds VIN by >100 mV.
LDL112PU10R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.6V @ 1.2A
- Current - Output:
- 1.2A
- Current - Quiescent (Iq):
- 70 µA
- Current - Supply (Max):
- 400 µA
- PSRR:
- 57dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Reverse Current
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (2x2)
LDL112PU10R FAQ
1.How can I place an order for LDL112PU10R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDL112PU10R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDL112PU10R reliable?
The price and inventory of LDL112PU10R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDL112PU10R is usually 5 days.
3.What payment methods are accepted for LDL112PU10R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDL112PU10R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDL112PU10R?
LDL112PU10R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDL112PU10R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDL112PU10R?
For technical support, including LDL112PU10R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDL112PU10R requirements.
6.How does Aetrix verify that LDL112PU10R is sourced from the original manufacturer or authorized distributors?
All LDL112PU10R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDL112PU10R meets industry standards.
7.What is the process for return or replacement of LDL112PU10R?
All LDL112PU10R units undergo pre-shipment inspection (PSI). If there is an issue with LDL112PU10R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDL112PU10R part is unused and in its original packaging.
Return procedure for LDL112PU10R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDL112PU10R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

