My Inquiry
My Account
STMicroelectronics LDL112PU33R
- Part No.:
- LDL112PU33R
- Manufacturer:
- STMicroelectronics
- Package:
- 6-WFDFN Exposed Pad
- Datasheet:
-
LDL112PU33R.pdf
- Description:
- IC REG LINEAR 3.3V 1.2A 6DFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDL112PU33R from STMicroelectronics is a 3.3 V fixed-output, 1.2 A low-dropout linear regulator with 300 mV typical dropout at 1 A, ±2.0% output voltage tolerance at 25 °C, reverse current protection, and logic-controlled shutdown. It operates from 1.6 V to 5.5 V input and supports ceramic output capacitors as low as 1 µF - ideal for USB-powered portable devices requiring stable low-noise 3.3 V rail generation.
For engineers reviewing the LDL112PU33R datasheet, LDL112PU33R pinout, LDL112PU33R application, or LDL112PU33R equivalent, this page delivers verified electrical specs, package-validated pin functions, thermal performance data, real-world load/line transient behavior, and selection guidance for battery-powered point-of-load regulation.
Technical Context
The LDL112PU33R uses a PMOS pass transistor architecture enabling ultra-low dropout and inherent reverse current blocking without external components. Its internal bandgap reference (800 mV) feeds an error amplifier that regulates VOUT via feedback from the fixed internal resistor divider - eliminating external resistors for the 3.3 V version.
Thermal shutdown activates at 165 °C with 20 °C hysteresis, and current limiting caps short-circuit output at ~1.4–2 A. The EN pin provides TTL/CMOS-compatible control (logic high ≥1.4 V, low ≤0.35 V), and the exposed pad must be connected to GND for thermal and electrical integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 3.3 V ±2.0% at 25 °C - ensures reliable MCU I/O and peripheral interface compliance. |
| Max Output Current | 1.2 A guaranteed - sufficient for SoC core rails or multi-peripheral 3.3 V domains. |
| Dropout Voltage | 300 mV typ. at 1 A load - enables operation down to VIN = 3.6 V while maintaining regulation. |
| Quiescent Current | 35 µA typ. at no load - extends battery life in always-on sensor nodes or standby modes. |
| Shutdown Current | ≤1 µA max. when EN = GND - critical for energy harvesting and long-life coin-cell applications. |
| Input Voltage Range | 1.6 V to 5.5 V - compatible with single Li-ion, 2xAA, USB 5 V, and wide-input industrial supplies. |
| Output Capacitor | 1 µF ceramic minimum - reduces BOM count and PCB area vs. electrolytic/tantalum alternatives. |
| Thermal Shutdown | 165 °C junction temperature with 20 °C hysteresis - prevents permanent damage during sustained overload. |
Pinout & Package
LDL112PU33R is available in DFN6 (2x2 mm), DFN6 (3x3 mm), SO8-batwing, and PPAK packages. All variants feature identical pin assignment and require the exposed thermal pad to be soldered to GND for optimal thermal performance and electrical stability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | LDO input supply | Accepts 1.6–5.5 V; must be decoupled with ≥1 µF ceramic capacitor close to pin. |
| GND | Power and signal reference | Common return for input/output/enable; exposed pad must connect directly to GND plane. |
| EN | Logic enable control | Active-high: ≥1.4 V enables regulation; ≤0.35 V forces shutdown <1 µA IQ. |
| VOUT | Regulated output | Delivers stable 3.3 V ±2% up to 1.2 A; requires ≥1 µF ceramic output capacitor. |
| NC | No-connect terminal | Not internally bonded; must remain unconnected per datasheet guidance. |
Key Features
| Feature | Design Value |
|---|---|
| Reverse current protection | Blocks backflow from VOUT to VIN in all states (on/off), eliminating need for external blocking diode. |
| Ultra-low quiescent current | 35 µA typ. at zero load - enables >1-year runtime on 200 mAh coin cell in periodic wake-up systems. |
| Ceramic capacitor compatibility | Stable with 1 µF COUT - avoids ESR constraints and aging issues of tantalum/electrolytic caps. |
| Wide operating temperature | -40 °C to +125 °C junction range - qualified for automotive cabin, industrial PLC, and outdoor IoT deployments. |
| Integrated protections | Current limit (~2 A) and thermal shutdown (165 °C) prevent failure under fault conditions without external circuitry. |
Applications
| USB-C Powered Portable Instrument | Low-Power Industrial Sensor Node |
|---|---|
|
Use Scenario: Handheld multimeter powered via USB-C PD negotiation delivering 5 V to internal 3.3 V rail. IC Role / Device Role / Timing Role: Primary 3.3 V LDO supplying microcontroller, ADC, display driver, and communication ICs. Use Value: 300 mV dropout allows full regulation even when USB-C source drops to 3.6 V; reverse current protection isolates LDO during hot-plug events. |
Use Scenario: Battery-operated vibration sensor node transmitting data over LoRaWAN every 5 minutes. IC Role / Device Role / Timing Role: Always-on 3.3 V supply for ultra-low-power MCU and MEMS accelerometer during sleep and active cycles. Use Value: 35 µA quiescent current minimizes sleep-mode drain; shutdown mode (<1 µA) enables multi-year battery life with infrequent wake-ups. |
| Embedded Point-of-Load Regulator | USB-Powered Audio DAC Module |
|
Use Scenario: FPGA companion power rail on compact carrier board where space limits use of switching regulators. IC Role / Device Role / Timing Role: Clean, low-noise 3.3 V supply for FPGA I/O banks and configuration memory. Use Value: 135 µVRMS output noise and 57 dB PSRR at 1 kHz ensure minimal jitter on high-speed digital interfaces. |
Use Scenario: External USB audio interface using 5 V bus power to generate analog-domain 3.3 V for DAC and op-amps. IC Role / Device Role / Timing Role: Post-regulator after USB 5 V to suppress switching noise from upstream DC-DC converter. Use Value: Ceramic-capable design eliminates ESR-related instability; ±2% accuracy maintains DAC reference integrity across temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TSM11233DCQ | 3.3 V fixed, 1.2 A, 400 mV dropout at 1 A, 50 µA IQ, no reverse current protection | Lacks reverse current blocking - requires external diode in bidirectional power paths | Select only if reverse current is irrelevant and higher dropout is acceptable in system margin. |
| MCP1825-3302E/DB | 3.3 V fixed, 1.5 A, 350 mV dropout at 1 A, 90 µA IQ, no thermal hysteresis spec | Higher quiescent current reduces battery life; thermal shutdown lacks published hysteresis | Prefer for higher current headroom where 55 µA extra IQ is tolerable and thermal recovery behavior is not safety-critical. |
Compared with TSM11233DCQ and MCP1825-3302E/DB, LDL112PU33R uniquely combines sub-1 µA shutdown, reverse current blocking, and 300 mV dropout - making it the only choice for USB-powered systems requiring fail-safe isolation and extended battery runtime.
Availability
LDL112PU33R is available at Aetrix Electronics and suitable for USB-powered devices, battery-backed sensor nodes, and embedded point-of-load regulation requiring stable component supply, consistent parametric performance, and long-term lifecycle support.
Supply support for LDL112PU33R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, specializing in power management, microcontrollers, and analog ICs for industrial, automotive, and consumer markets.
The LDL112 series belongs to ST's high-efficiency, low-quiescent-current LDO portfolio designed specifically for energy-constrained battery-powered and USB-sourced applications demanding robust protection and minimal footprint.
FAQ
Is LDL112PU33R compatible with 1 µF ceramic output capacitors?
Yes - the LDL112PU33R is explicitly characterized and stabilized for use with 1 µF ceramic capacitors (X5R/X7R), including ESR as low as 5 mΩ. This eliminates the need for larger, less reliable tantalum or aluminum electrolytic capacitors and simplifies layout in space-constrained designs.
Does LDL112PU33R provide reverse current protection in shutdown mode?
Yes - reverse current protection is fully active in both enabled and shutdown states. When EN = GND, the internal PMOS gate and bulk are switched to VOUT, physically disconnecting VIN from VOUT and blocking any backflow, even if VOUT exceeds VIN by >100 mV.
What is the maximum allowable input voltage for LDL112PU33R?
The absolute maximum DC input voltage is 7 V, but the recommended operating range is 1.6 V to 5.5 V. Exceeding 5.5 V risks exceeding internal voltage ratings of bias circuits and may trigger premature thermal shutdown due to increased power dissipation.
Can LDL112PU33R be used in automotive applications?
Yes - qualified for -40 °C to +125 °C junction temperature operation and featuring integrated thermal shutdown (165 °C) and current limiting, LDL112PU33R meets requirements for under-hood and cabin modules. However, AEC-Q100 qualification status must be confirmed per specific part number and packaging variant.
LDL112PU33R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 6-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.6V @ 1.2A
- Current - Output:
- 1.2A
- Current - Quiescent (Iq):
- 70 µA
- Current - Supply (Max):
- 400 µA
- PSRR:
- 57dB (1kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Reverse Current
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-DFN (2x2)
LDL112PU33R FAQ
1.How can I place an order for LDL112PU33R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDL112PU33R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDL112PU33R reliable?
The price and inventory of LDL112PU33R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDL112PU33R is usually 5 days.
3.What payment methods are accepted for LDL112PU33R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDL112PU33R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDL112PU33R?
LDL112PU33R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDL112PU33R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDL112PU33R?
For technical support, including LDL112PU33R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDL112PU33R requirements.
6.How does Aetrix verify that LDL112PU33R is sourced from the original manufacturer or authorized distributors?
All LDL112PU33R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDL112PU33R meets industry standards.
7.What is the process for return or replacement of LDL112PU33R?
All LDL112PU33R units undergo pre-shipment inspection (PSI). If there is an issue with LDL112PU33R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDL112PU33R part is unused and in its original packaging.
Return procedure for LDL112PU33R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDL112PU33R Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
