STMicroelectronics LDLN025J12R
- Part No.:
- LDLN025J12R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XFBGA, FCBGA
- Datasheet:
-
LDLN025J12R.pdf
- Description:
- IC REG LIN 1.2V 250MA 4FLIPCHIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,510
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDLN025J12R from STMicroelectronics is a 250 mA ultra-low-noise low-dropout (LDO) voltage regulator in Flip-Chip4 package, delivering 1.2 V output with ±2% accuracy across line, load, and temperature. It operates from 1.5 V to 5.5 V input, achieves 120 mV typical dropout at 250 mA, and features 6.5 µVRMS output noise (10 Hz–100 kHz) and 80 dB PSRR at 100 Hz-optimized for powering noise-sensitive RF and analog circuits.
For engineers reviewing the LDLN025J12R datasheet, LDLN025J12R pinout, LDLN025J12R application, or LDLN025J12R equivalent, this LDO is selected for battery-powered imaging sensors, VCO biasing, precision ADC reference supplies, and mobile RF modules where ultra-low quiescent current (12 µA no-load), controlled dropout IQ, and output discharge are critical design requirements.
Technical Context
The LDLN025J12R employs a bandgap-referenced error amplifier driving a PMOS pass transistor, enabling stable regulation with ceramic output capacitors as low as 0.7 µF. Its internal soft-start limits inrush current, while thermal shutdown (160 °C) and foldback overcurrent protection ensure robust operation under fault conditions.
Logic-controlled enable (VEN high = on, VEN low = shutdown < 1 µA) and integrated output discharge resistor (230 Ω) support clean power sequencing in multi-rail systems. The device maintains ultra-low IQ not only at no-load but also during dropout-extending runtime in deep-sleep battery applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 250 mA max-supports image sensor biasing and RF module VDD without external boost. |
| Dropout voltage | 120 mV typ. at 250 mA-enables >95% efficiency at 1.2 V output from 1.5 V input. |
| Output noise | 6.5 µVRMS (10 Hz–100 kHz)-meets stringent spectral purity requirements for VCOs and ADC references. |
| PSRR | 80 dB @ 100 Hz, 60 dB @ 100 kHz-rejects switching noise from adjacent DC-DC converters. |
| Quiescent current | 12 µA at no-load, ≤425 µA at 250 mA-extends standby time in always-on IoT and mobile sensors. |
| Enable threshold | VIL ≤ 0.4 V, VIH ≥ 1.2 V-compatible with 1.8 V/3.3 V GPIO without level-shifting. |
| Operating temperature | −40 °C to +125 °C-qualified for automotive cabin and industrial edge sensor environments. |
Pinout & Package
LDLN025J12R uses the Flip-Chip4 package (0.628 mm × 0.628 mm, 0.410 mm height), requiring solder paste stencil and reflow profile optimized for 0.21 mm pitch micro-BGA mounting. Exposed pad must be connected to GND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply voltage | Accepts 1.5–5.5 V; requires ≥0.7 µF ceramic input capacitor close to pin. |
| VOUT | Regulated output voltage | Delivers stable 1.2 V ±2%; supports 0.7–10 µF ceramic output capacitor with 5–500 mΩ ESR. |
| GND | Ground reference | Common return for VIN, VOUT, EN; exposed pad must be soldered to PCB GND plane. |
| EN | Enable control input | Active-high logic: drives device ON when ≥1.2 V; internal 1 MΩ pull-down enables default OFF state. |
| NC | No-connect terminal | Not internally connected; may be tied to GND for mechanical stability or left floating. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 6.5 µVRMS (10 Hz–100 kHz) enables direct powering of VCOs without additional filtering. |
| Controlled dropout IQ | 250 µA at 250 mA load ensures minimal efficiency loss when input voltage approaches VOUT. |
| Output discharge | 230 Ω internal path discharges VOUT within microseconds after shutdown-prevents back-powering. |
| Thermal & overcurrent protection | 160 °C shutdown with 20 °C hysteresis and current-limited short-circuit response prevent damage. |
| Stable with ceramic capacitors | Validated for COUT = 0.7–10 µF, ESR = 5–500 mΩ-eliminates need for costly tantalum or electrolytic caps. |
Applications
| Smartphone Image Sensor Bias | VCO Power Supply |
|---|---|
Use Scenario: Providing clean 1.2 V bias to CMOS image sensor analog front-end in compact mobile cameras. IC Role / Device Role / Timing Role: Low-noise LDO supplying pixel array and column ADC reference rails. Use Value: 6.5 µVRMS noise and 80 dB PSRR suppress switching artifacts from SoC DC-DC converters, reducing fixed-pattern noise. |
Use Scenario: Powering voltage-controlled oscillator core in 5G mmWave transceivers. IC Role / Device Role / Timing Role: Ultra-stable voltage source minimizing phase noise contribution to RF carrier. Use Value: Sub-10 µVRMS broadband noise directly translates to lower integrated phase jitter (<0.1° RMS). |
| Portable Instrumentation ADC Reference | Wireless LAN RF Front-End |
Use Scenario: Generating precision 1.2 V reference for 16-bit SAR ADC in handheld test equipment. IC Role / Device Role / Timing Role: Regulator isolating ADC analog supply from noisy digital domains. Use Value: ±2% output accuracy over −40 °C to +125 °C eliminates calibration drift across environmental stress tests. |
Use Scenario: Supplying LNA and mixer bias in Wi-Fi 6/6E client modules with tight PCB area constraints. IC Role / Device Role / Timing Role: Compact Flip-Chip4 LDO enabling high-density RF layout. Use Value: 0.628 mm × 0.628 mm footprint and 12 µA quiescent current extend battery life in portable APs and clients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-noise LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B122MR-G | 1.2 V, 200 mA, 12 µVRMS noise, SOT-25 package (larger than Flip-Chip4) | Lacks output discharge and has higher dropout (300 mV @ 200 mA) | Choose if board space allows SOT-25 and discharge is not required. |
| Analog Devices ADP160AUJZ-1.2-R7 | 1.2 V, 150 mA, 22 µVRMS noise, TSOT-5 package, 180 mV dropout @ 150 mA | Lower current rating and higher noise limit use in <150 mA RF chains | Prefer for legacy designs already using ADI's TSOT-5 footprint and qualification flow. |
Compared with XC6210B122MR-G and ADP160AUJZ-1.2-R7, LDLN025J12R delivers 250 mA output, lowest noise (6.5 µVRMS), smallest Flip-Chip4 footprint, and integrated discharge-making it optimal for next-gen compact, battery-sensitive RF and imaging systems.
Availability
LDLN025J12R is available at Aetrix Electronics and suitable for smartphone image sensors, VCO power supplies, portable instrumentation ADC references, and wireless LAN RF front-ends requiring stable component supply with guaranteed long-term manufacturability.
Supply support for LDLN025J12R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets.
LDLN025J12R belongs to ST's ultra-low-noise LDO product line, engineered specifically for powering noise-critical analog and RF circuitry in battery-constrained portable electronics.
FAQ
What is the minimum input voltage required for stable 1.2 V output at full 250 mA load?
The LDLN025J12R requires VIN ≥ VOUT + VDROP. With 120 mV typical dropout at 250 mA, minimum input is 1.32 V. However, datasheet specifies 1.5 V as absolute minimum operating input voltage to guarantee performance across temperature and process variation-so 1.5 V is the design floor.
Can LDLN025J12R be used with a 0.47 µF output capacitor?
No. The datasheet mandates COUT ≥ 0.7 µF for stability across all operating conditions. Using 0.47 µF risks oscillation or poor transient response, especially at high frequencies or light loads. Validated range is 0.7–10 µF ceramic with 5–500 mΩ ESR.
Is the exposed pad on the Flip-Chip4 package electrically connected?
Yes-the exposed pad is internally connected to GND and must be soldered to a PCB GND plane. It serves dual functions: thermal dissipation (reducing RthJA to 210 °C/W) and low-inductance grounding for noise suppression and enable signal integrity.
Does LDLN025J12R support reverse-voltage protection on the VOUT pin?
No. The device lacks reverse-battery or reverse-current protection. If VOUT exceeds VIN (e.g., during hot-swap or backup supply scenarios), current can flow backward through the pass transistor, potentially damaging the IC. External protection diode or ideal diode controller is required in such architectures.
LDLN025J12R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XFBGA, FCBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 250mA
- Current - Output:
- 250mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- 425 µA
- PSRR:
- 80dB ~ 60dB (100Hz ~ 100KHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-FlipChip (0.63x0.63)
LDLN025J12R FAQ
1.How can I place an order for LDLN025J12R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDLN025J12R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDLN025J12R reliable?
The price and inventory of LDLN025J12R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDLN025J12R is usually 5 days.
3.What payment methods are accepted for LDLN025J12R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDLN025J12R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDLN025J12R?
LDLN025J12R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDLN025J12R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDLN025J12R?
For technical support, including LDLN025J12R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDLN025J12R requirements.
6.How does Aetrix verify that LDLN025J12R is sourced from the original manufacturer or authorized distributors?
All LDLN025J12R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDLN025J12R meets industry standards.
7.What is the process for return or replacement of LDLN025J12R?
All LDLN025J12R units undergo pre-shipment inspection (PSI). If there is an issue with LDLN025J12R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDLN025J12R part is unused and in its original packaging.
Return procedure for LDLN025J12R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDLN025J12R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

