Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

STMicroelectronics LDLN025J30R

Name: LDLN025J30R
Brand: STMicroelectronics
SKU: LDLN025J30R
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LDLN025J30R

Manufacturer:: STMicroelectronics

Category:: Voltage Regulators - Linear, Low Drop Out (LDO) Regulators

Package:: 4-XFBGA, FCBGA

Datasheet:: LDLN025J30R.pdf

Description:: IC REG LINEAR 3V 250MA 4FLIPCHIP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,516

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LDLN025J30R from STMicroelectronics is a 250 mA ultra-low-noise low-dropout (LDO) voltage regulator in Flip-Chip4 package, delivering 3.0 V output with ±2% accuracy across line, load, and temperature. It operates from 1.5 V to 5.5 V input, achieves 250 mV dropout at full 250 mA load, and features 6.5 μVRMS output noise (10 Hz–100 kHz) and 80 dB PSRR at 100 Hz-optimized for powering RF modules and image sensors in battery-constrained mobile devices.

For engineers reviewing the LDLN025J30R datasheet, LDLN025J30R pinout, LDLN025J30R application, or LDLN025J30R equivalent, this LDO's controlled quiescent current (12 μA no-load), logic-controlled shutdown (<1 μA off-state), output discharge, and ceramic-capacitor stability are critical selection criteria in noise-sensitive, long-standby power domains.

Technical Context

The LDLN025J30R employs a bandgap-referenced error amplifier with internal soft-start and thermal/overcurrent protection. Its bias generator and AMG280620171000MT control architecture maintain ultra-low I_Q during dropout while enabling fast turn-on (80–150 μs) and precise enable threshold (V_IL = 0.4 V, V_IH = 1.2 V).

Designed for high-PSRR, low-noise regulation, it achieves 60 dB rejection at 100 kHz and integrates an output discharge path (230 Ω) activated during shutdown. Stability is guaranteed with 0.7–10 μF ceramic output capacitors and ESR ≤500 mΩ, per Figure 19.

Key Specifications

Parameter	Value and Actual Design Meaning
Output voltage	3.0 V ±2% (at V_IN ≥ 4.0 V, I_OUT = 1–250 mA, −40 °C to +125 °C)
Max output current	250 mA continuous; internally current-limited with short-circuit foldback
Dropout voltage	250 mV at 250 mA (DFN4-1x1/Flip-Chip4 packages); enables operation down to V_IN = 3.25 V
Output noise	6.5 μV_RMS (10 Hz–100 kHz, I_OUT = 250 mA); supports ADC/VCO supply without external filtering
PSRR	80 dB @ 100 Hz, 60 dB @ 100 kHz (I_OUT = 20 mA); suppresses switching noise from upstream DC/DC converters
Quiescent current	12 μA at no-load; rises to 425 μA max at 250 mA and full temperature range-preserves battery life in standby
Enable logic	V_IL ≤ 0.4 V (shutdown), V_IH ≥ 1.2 V (active); internal 1 MΩ pull-down on EN pin
Operating temp	−40 °C to +125 °C junction; qualified for automotive interior and industrial edge applications

Pinout & Package

LDLN025J30R is packaged in Flip-Chip4 (0.41 mm × 0.63 mm, 0.25 mm height), featuring bottom-side solder bumps and an exposed thermal pad that must be connected to GND for optimal thermal performance (R_thJA = 210 °C/W).

Pin/Terminal	Circuit Role	Design Meaning
VIN	Input supply voltage	Accepts 1.5–5.5 V; requires ≥0.7 μF ceramic input capacitor for stability
VOUT	Regulated output voltage	Delivers 3.0 V ±2%; stable with 0.7–10 μF ceramic output capacitor (ESR ≤500 mΩ)
GND	Ground reference	Common return for VIN, VOUT, and exposed thermal pad; mandatory connection for thermal and electrical integrity
EN	Enable control input	Active-high logic; internal 1 MΩ pull-down ensures default-off state; <1 μA shutdown current
NC	No-connect terminal	Not internally connected; may be tied to GND for mechanical reinforcement or left floating

Key Features

Feature	Design Value
Ultra-low output noise	6.5 μV_RMS (10 Hz–100 kHz, full load)-enables direct powering of RF VCOs without post-regulation filtering
Controlled dropout I_Q	250 μA typical at 250 mA load and 25 °C; remains <425 μA over full temp/load range-extends runtime in brownout conditions
Output discharge	230 Ω internal FET path discharges VOUT when EN = low-prevents residual voltage from interfering with system sequencing
Thermal & overcurrent protection	160 °C shutdown with 20 °C hysteresis; current limit folds back to ~250 mA-ensures robustness under fault conditions
Ceramic capacitor compatibility	Stable with 0.7–10 μF X7R/X5R ceramics (ESR 5–500 mΩ); eliminates need for costly tantalum or electrolytic capacitors

Applications

Mobile Image Sensor Power

RF Front-End Biasing

Use Scenario: Powering CMOS image sensor analog/PLL rails in smartphones and tablets where supply ripple directly impacts SNR and color fidelity.

IC Role / Device Role / Timing Role: Primary low-noise post-regulator supplying clean 3.0 V to sensor analog core and clock generation circuitry.

Use Value: 6.5 μV_RMS noise and 80 dB PSRR prevent switching artifacts from baseband PMICs from degrading image quality.

Use Scenario: Providing stable bias to VCOs, LNAs, and mixers in 5G/Wi-Fi 6E front-end modules operating near cellular bands.

IC Role / Device Role / Timing Role: Low-phase-noise LDO delivering regulated 3.0 V to RF ICs requiring minimal supply-induced jitter.

Use Value: Sub-10 μV_RMS noise floor and high-frequency PSRR (>60 dB at 100 kHz) suppress LO phase noise and adjacent-channel interference.

Portable Instrumentation ADC Supply

Low-Power IoT Sensor Node Core

Use Scenario: Supplying precision SAR or delta-sigma ADCs in handheld multimeters and portable analyzers where reference stability dictates measurement accuracy.

IC Role / Device Role / Timing Role: Reference-grade LDO isolating ADC analog supply from noisy digital subsystems and battery voltage sag.

Use Value: ±2% output accuracy over −40 °C to +125 °C and <0.007 %/mA load regulation ensure consistent full-scale calibration across operating conditions.

Use Scenario: Powering ultra-low-power microcontrollers and environmental sensors (e.g., gas, humidity) in battery-operated IoT nodes with multi-year standby requirements.

IC Role / Device Role / Timing Role: Always-on LDO maintaining 3.0 V rail during deep sleep, activated only during brief sensing/transmit cycles.

Use Value: 12 μA no-load I_Q and <1 μA shutdown current minimize quiescent drain-extending CR2032 battery life beyond 5 years in typical duty cycles.

Equivalent & Alternatives

The following parts are listed as comparable options for similar low-noise LDO applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
Torex XC6210B302MR-G	300 mA rated, 15 μV_RMS noise (10 Hz–100 kHz), SOT-25 package, no output discharge	Lacks output discharge and thermal shutdown; lower PSRR (70 dB @ 100 Hz)	Choose for cost-sensitive, non-critical noise applications where board space allows SOT-25 and discharge is unnecessary
Analog Devices ADP160AUJZ-3.0-R7	150 mA rated, 22 μV_RMS noise, 170 mV dropout @ 150 mA, 18 μA I_Q, TSOT-5 package	Lower current capability and higher noise limit use in <150 mA, non-RF roles	Prefer when footprint compatibility with TSOT-5 is required and 250 mA load headroom is not needed

Compared with XC6210B302MR-G and ADP160AUJZ-3.0-R7, LDLN025J30R delivers superior noise performance (6.5 vs. ≥15 μV_RMS), higher output current (250 mA), integrated output discharge, and tighter thermal protection-making it the optimal choice for RF and imaging applications demanding both cleanliness and robustness.

Availability

LDLN025J30R is available at Aetrix Electronics and suitable for smartphone camera modules, 5G front-end power, portable instrumentation, and battery-powered IoT sensor nodes requiring stable component supply with guaranteed long-term availability.

Supply support for LDLN025J30R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, MCU, power, and sensor solutions for automotive, industrial, and consumer markets.

The LDLN025 series belongs to ST's ultra-low-noise LDO product line, engineered specifically for powering noise-sensitive RF, imaging, and precision analog circuits in space-constrained, battery-operated systems.

FAQ

What is the minimum input voltage required for LDLN025J30R to regulate 3.0 V at 250 mA?

The minimum input voltage is determined by dropout: 3.0 V + 0.25 V = 3.25 V. Per Table 4, dropout is 250 mV at 250 mA for Flip-Chip4 packages like LDLN025J30R. Operation below 3.25 V enters dropout mode, where output tracks input minus dropout voltage-still functional but unregulated.

Can LDLN025J30R be used with a 0.47 μF output capacitor?

No. The datasheet specifies a minimum C_OUT of 0.7 μF (Table 5) for stability across all operating conditions. Using 0.47 μF risks oscillation or poor transient response, especially under load steps. A 1 μF X7R ceramic capacitor is recommended for guaranteed stability and optimal PSRR.

Does the NC pin on LDLN025J30R require PCB routing or grounding?

The NC pin is not internally connected and has no electrical function. It may be left unconnected or tied to GND for mechanical anchoring during reflow-no signal routing or impedance control is required. ST's recommended footprint (Figure 31) shows it as optional GND tie.

How does the output discharge feature behave during enable toggling?

When EN transitions from high to low, the internal 230 Ω discharge FET activates within microseconds, sinking current from VOUT to GND until the output decays to <100 mV. This prevents back-powering of upstream circuitry and ensures deterministic power-down sequencing in multi-rail systems.

LDLN025J30R Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 4-XFBGA, FCBGA

Packaging:: Tape & Reel (TR)

Product Status:: Last Time Buy

Output Configuration:: Positive

Output Type:: Fixed

Number of Regulators:: 1

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 3V

Voltage - Output (Max):: -

Voltage Dropout (Max):: 0.2V @ 250mA

Current - Output:: 250mA

Current - Quiescent (Iq):: 25 µA

Current - Supply (Max):: 425 µA

PSRR:: 80dB ~ 60dB (100Hz ~ 100KHz)

Control Features:: Enable

Protection Features:: Over Current, Over Temperature, Short Circuit, Soft Start

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 4-FlipChip (0.63x0.63)

LDLN025J30R FAQ

1.How can I place an order for LDLN025J30R through Aetrix?

Please submit a Request for Quotation (RFQ) for LDLN025J30R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LDLN025J30R reliable?

The price and inventory of LDLN025J30R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDLN025J30R is usually 5 days.

3.What payment methods are accepted for LDLN025J30R?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDLN025J30R transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LDLN025J30R?

LDLN025J30R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LDLN025J30R order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LDLN025J30R?

For technical support, including LDLN025J30R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDLN025J30R requirements.

6.How does Aetrix verify that LDLN025J30R is sourced from the original manufacturer or authorized distributors?

All LDLN025J30R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDLN025J30R meets industry standards.

7.What is the process for return or replacement of LDLN025J30R?

All LDLN025J30R units undergo pre-shipment inspection (PSI). If there is an issue with LDLN025J30R, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LDLN025J30R part is unused and in its original packaging.

Return procedure for LDLN025J30R:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…