STMicroelectronics LDLN025J32R
- Part No.:
- LDLN025J32R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XFBGA, FCBGA
- Datasheet:
-
LDLN025J32R.pdf
- Description:
- IC REG LIN 3.2V 250MA 4FLIPCHIP
- Quantity:
- Payment:

- Shipping:

Inventory:5,881
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDLN025J32R from STMicroelectronics is a 3.2 V, 250 mA ultra-low-noise low-dropout voltage regulator in Flip-Chip4 package, featuring 6.5 μVRMS output noise, 250 mV dropout at full load, and 80 dB PSRR at 100 Hz. It operates from 1.5 V to 5.5 V input, draws only 12 μA quiescent current at no-load, and includes logic-controlled shutdown and output discharge-designed for powering noise-sensitive RF and imaging circuits in mobile devices.
For engineers reviewing the LDLN025J32R datasheet, LDLN025J32R pinout, LDLN025J32R application, or LDLN025J32R equivalent, this LDO delivers verified performance in VCO biasing, image sensor analog rails, precision ADC reference supplies, and battery-powered instrumentation where ultra-clean DC and minimal standby power are critical.
Technical Context
The LDLN025J32R employs a bandgap-referenced error amplifier with internal soft-start and thermal foldback protection. Its control loop is optimized for stability with 1 μF ceramic output capacitors and maintains regulated output down to 250 mV input-to-output differential at 250 mA.
Enable functionality uses an internally pulled-down EN pin (VIH = 1.2 V, VIL = 0.4 V), and the device actively limits quiescent current during dropout-ensuring extended runtime in deep-battery-discharge scenarios common in portable electronics.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 3.2 V ±2% across line, load, and temperature (–40 °C to +125 °C) |
| Max output current | 250 mA continuous; internally current-limited with thermal shutdown at 160 °C |
| Dropout voltage | 250 mV at 250 mA (DFN4-1x1/Flip-Chip4); enables operation from 3.45 V input for 3.2 V rail |
| Output noise | 6.5 μVRMS (10 Hz–100 kHz, IOUT = 250 mA); suitable for RF VCO and high-resolution ADC analog supplies |
| PSRR | 80 dB @ 100 Hz, 60 dB @ 100 kHz; suppresses switching noise from upstream DC-DC converters |
| Quiescent current | 12 μA at no-load; rises to 250 μA at 250 mA load-optimized for long battery standby |
| Enable threshold | VIH = 1.2 V, VIL = 0.4 V; compatible with 1.8 V/3.3 V GPIO without level-shifting |
Pinout & Package
LDLN025J32R is supplied in Flip-Chip4 package (0.41 mm height, 0.628 mm × 0.628 mm footprint), requiring solder connection to exposed pad tied to GND for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply voltage | Accepts 1.5–5.5 V; must be decoupled with ≥0.7 μF ceramic capacitor near pin |
| VOUT | Regulated output voltage | Delivers stable 3.2 V; requires ≥0.7 μF ceramic output capacitor with ESR ≤500 mΩ |
| GND | Ground reference | Power and signal return; connected to exposed pad for optimal thermal dissipation |
| EN | Enable control input | Active-high logic; internal 1 MΩ pull-down ensures default-off state; <1 μA shutdown current |
| NC | No-connect terminal | Not internally connected; may be tied to GND for mechanical stability or left floating |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 6.5 μVRMS enables direct powering of VCOs and RF synthesizers without additional filtering |
| Controlled IQ in dropout | Quiescent current remains low (<425 μA) even when VIN approaches VOUT, extending battery life |
| Output discharge | 230 Ω internal discharge path clears VOUT within microseconds after shutdown-prevents system latch-up |
| Stability with ceramic caps | Guaranteed stable with 0.7–10 μF X7R/X5R ceramics (ESR 5–500 mΩ), eliminating tantalum dependency |
| Logic-compatible enable | VIH = 1.2 V allows direct interface with low-voltage MCUs (e.g., STM32L series) without external circuitry |
Applications
| Mobile RF Power Management | Image Sensor Analog Supply |
|---|---|
Use Scenario: Biasing VCO and PLL circuits in LTE/Wi-Fi front-end modules where phase noise directly impacts EVM and adjacent channel rejection. IC Role / Device Role / Timing Role: Ultra-low-noise post-regulator supplying clean 3.2 V to VCO core and tuning diodes. Use Value: 6.5 μVRMS noise and 80 dB PSRR at 100 Hz reduce integrated phase jitter by >30% versus standard LDOs, improving spectral purity. |
Use Scenario: Providing analog supply to CMOS image sensor pixel arrays and column ADCs in smartphone cameras. IC Role / Device Role / Timing Role: Low-noise, fast-transient LDO delivering stable 3.2 V to analog front-end under dynamic exposure conditions. Use Value: 40 mV load transient response (1–250 mA step) and <5% startup overshoot prevent image banding and reset artifacts. |
| Precision ADC Reference Rail | Battery-Powered Instrumentation |
Use Scenario: Generating clean reference voltage for 16-bit+ SAR or delta-sigma ADCs in portable test equipment. IC Role / Device Role / Timing Role: Low-drift, low-noise LDO isolating ADC reference from noisy system rails. Use Value: 2% output accuracy over –40 °C to +125 °C and <0.007 %/mA load regulation ensure <0.5 LSB error across full operating range. |
Use Scenario: Powering microcontroller peripherals and sensors in handheld medical or environmental monitors with multi-year battery life. IC Role / Device Role / Timing Role: Primary analog rail LDO with ultra-low IQ and shutdown capability for intermittent sensing cycles. Use Value: 12 μA no-load IQ and <1 μA shutdown current extend CR2032 battery life beyond 5 years in sleep-dominated duty cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-noise LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B322MR-G | 3.2 V fixed, 200 mA, 12 μVRMS noise, SOT-25 package; no output discharge or thermal shutdown | Lacks output discharge and thermal protection-requires external circuitry for safe shutdown sequencing | Select when board space is constrained and thermal safety is managed at system level |
| Analog Devices ADP125ARHZ-3.2-R7 | 3.2 V fixed, 500 mA, 25 μVRMS noise, 300 mV dropout, MSOP-8; higher noise and larger footprint | Higher noise degrades RF/ADC performance; MSOP-8 requires more PCB area than Flip-Chip4 | Choose only if higher current capability (>250 mA) is required and noise sensitivity is relaxed |
Compared with XC6210B322MR-G and ADP125ARHZ-3.2-R7, LDLN025J32R uniquely combines Flip-Chip4 miniaturization, 6.5 μVRMS noise, integrated output discharge, and thermal protection-making it the only drop-in solution for space-constrained, noise-critical mobile RF designs.
Availability
LDLN025J32R is available at Aetrix Electronics and suitable for mobile RF front-end modules, image sensor analog supplies, precision ADC reference rails, and battery-powered instrumentation requiring stable component supply and long-term lifecycle support.
Supply support for LDLN025J32R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, and analog/mixed-signal components for automotive, industrial, and consumer markets.
LDLN025J32R belongs to ST's LDLN ultra-low-noise LDO family, engineered specifically for powering noise-sensitive RF, imaging, and precision analog circuits in battery-operated portable electronics.
FAQ
What is the recommended input and output capacitor configuration for LDLN025J32R?
Use a minimum 0.7 μF X7R/X5R ceramic capacitor at VIN and 0.7–10 μF at VOUT, with ESR between 5 mΩ and 500 mΩ. ST validates stability with 1 μF input and 1 μF output capacitors-no additional series resistance or ferrite beads required. The device is optimized for ceramic-only solutions, eliminating need for tantalum or electrolytic types.
Does LDLN025J32R require an external pull-up on the EN pin?
No. The EN pin has an internal 1 MΩ pull-down resistor, ensuring the device remains off at power-up unless actively driven high. A logic-high signal ≥1.2 V (e.g., from an MCU GPIO) enables regulation; no external pull-up is needed, simplifying design and reducing component count.
How does the output discharge feature operate, and what is its typical resistance?
When EN is pulled low, an internal 230 Ω switch connects VOUT to GND, discharging the output capacitor rapidly. This prevents residual voltage from interfering with downstream logic states or causing unintended wake-up events. Discharge time depends on COUT value-for example, a 1 μF capacitor discharges to <100 mV in ~2.5 ms.
Can LDLN025J32R be used with input voltages below 1.5 V?
No. The absolute minimum input voltage is 1.5 V per datasheet specifications. Operation below this violates the guaranteed electrical characteristics-including dropout behavior, PSRR, and output accuracy. At 1.4 V input, regulation fails and VOUT collapses; the device is not characterized or rated for sub-1.5 V operation.
LDLN025J32R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XFBGA, FCBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 250mA
- Current - Output:
- 250mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- 425 µA
- PSRR:
- 80dB ~ 60dB (100Hz ~ 100KHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-FlipChip
LDLN025J32R FAQ
1.How can I place an order for LDLN025J32R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDLN025J32R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDLN025J32R reliable?
The price and inventory of LDLN025J32R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDLN025J32R is usually 5 days.
3.What payment methods are accepted for LDLN025J32R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDLN025J32R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDLN025J32R?
LDLN025J32R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDLN025J32R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDLN025J32R?
For technical support, including LDLN025J32R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDLN025J32R requirements.
6.How does Aetrix verify that LDLN025J32R is sourced from the original manufacturer or authorized distributors?
All LDLN025J32R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDLN025J32R meets industry standards.
7.What is the process for return or replacement of LDLN025J32R?
All LDLN025J32R units undergo pre-shipment inspection (PSI). If there is an issue with LDLN025J32R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDLN025J32R part is unused and in its original packaging.
Return procedure for LDLN025J32R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDLN025J32R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

