STMicroelectronics LDLN025J33R
- Part No.:
- LDLN025J33R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XFBGA, FCBGA
- Datasheet:
-
LDLN025J33R.pdf
- Description:
- IC REG LIN 3.3V 250MA 4FLIPCHIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,054
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDLN025J33R from STMicroelectronics is a 250 mA ultra-low-noise low-dropout (LDO) voltage regulator in Flip-Chip4 package, delivering 3.3 V output with ±2% accuracy across line, load, and temperature. It operates from 1.5 V to 5.5 V input, achieves 250 mV dropout at full 250 mA load, and features 6.5 µVRMS output noise (10 Hz–100 kHz) and 80 dB PSRR at 100 Hz-optimized for powering noise-sensitive RF and analog circuitry in portable devices.
For engineers reviewing the LDLN025J33R datasheet, LDLN025J33R pinout, LDLN025J33R application, or LDLN025J33R equivalent, this LDO is selected for battery-powered systems requiring extended standby life (12 µA quiescent current), clean power for VCOs/ADCs, logic-controlled shutdown (<1 µA off-state), and stable operation with ceramic capacitors.
Technical Context
The LDLN025J33R uses a bandgap-referenced error amplifier and PMOS pass transistor to maintain tight output regulation under varying load (1 mA–250 mA) and input (1.5 V–5.5 V) conditions. Its internal soft-start limits inrush current, while thermal shutdown (160 °C) and foldback overcurrent protection ensure robustness during fault conditions.
Designed for high-PSRR and ultra-low-noise performance, it integrates an output discharge path (230 Ω) and controlled quiescent current behavior in dropout-enabling reliable operation in deep battery discharge scenarios without compromising noise or efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | 3.3 V ±2% (guaranteed across –40 °C to +125 °C, 1 mA–250 mA load) |
| Max output current | 250 mA continuous-supports power rails for image sensors, RF transceivers, and precision ADCs |
| Dropout voltage | 250 mV at 250 mA (Flip-Chip4 package)-enables operation down to VIN = 3.55 V while maintaining regulated 3.3 V |
| Output noise | 6.5 µVRMS (10 Hz–100 kHz, 250 mA load)-meets stringent requirements for VCO phase noise and ADC SNR |
| PSRR | 80 dB @ 100 Hz, 60 dB @ 100 kHz-rejects switching noise from adjacent DC-DC converters |
| Quiescent current | 12 µA at no-load; remains controlled in dropout-extends battery runtime in always-on sensor nodes |
| Enable threshold | VIL ≤ 0.4 V, VIH ≥ 1.2 V-compatible with 1.8 V/3.3 V GPIO without level-shifting |
Pinout & Package
LDLN025J33R is packaged in Flip-Chip4 (0.41 mm × 0.41 mm, 0.25 mm height), a bottom-terminated die-scale package requiring solder paste stencil optimization and X-ray inspection for assembly validation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply voltage | Accepts 1.5 V–5.5 V; requires ≥0.7 µF ceramic input capacitor for stability |
| VOUT | Regulated output voltage | Delivers 3.3 V ±2%; stable with 0.7–10 µF ceramic output capacitor (ESR 5–500 mΩ) |
| GND | Ground reference | Power and signal return; exposed pad must be connected to PCB ground plane for thermal and electrical integrity |
| EN | Logic-enable input | Active-high control: VIH ≥ 1.2 V enables regulator; VIL ≤ 0.4 V disables (ISHDN < 1 µA) |
| NC | No-connect terminal | Not internally bonded-may be tied to GND for mechanical reinforcement or left floating |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 6.5 µVRMS (10 Hz–100 kHz, 250 mA) enables direct powering of VCOs without additional filtering |
| Controlled IQ in dropout | Quiescent current remains predictable and low even when VIN approaches VOUT-critical for battery end-of-life operation |
| Output discharge | 230 Ω internal discharge path pulls VOUT to GND within milliseconds after EN deactivation-prevents floating rail issues |
| Thermal & overcurrent protection | Auto-recovery thermal shutdown at 160 °C with 20 °C hysteresis; short-circuit current limited to 250–500 mA |
| Stability with ceramic caps | Guaranteed stable with 0.7–10 µF X7R/X5R ceramics (ESR 5–500 mΩ)-eliminates need for tantalum or electrolytic capacitors |
Applications
| Mobile RF Power Management | High-Speed Image Sensor Biasing |
|---|---|
|
Use Scenario: Powering VCOs and PLLs in LTE/Wi-Fi front-end modules where supply ripple directly impacts EVM and phase noise. IC Role / Device Role / Timing Role: Ultra-clean 3.3 V bias rail with 80 dB PSRR at 100 Hz and 6.5 µVRMS noise suppresses switching interference from PMICs. Use Value: Enables >45 dBc phase noise at 1 MHz offset without external LC filtering-reducing BOM count and board area. |
Use Scenario: Supplying analog core and column drivers in CMOS image sensors used in smartphone cameras. IC Role / Device Role / Timing Role: Low-noise, fast-transient LDO delivering 3.3 V at up to 250 mA with <40 mV load-step deviation (1 mA→250 mA). Use Value: Prevents fixed-pattern noise and gain nonlinearity caused by supply droop during pixel readout bursts. |
| Precision ADC Reference Supply | Always-On Sensor Node Regulation |
|
Use Scenario: Providing reference voltage rail for 16-bit SAR ADCs in portable instrumentation and medical devices. IC Role / Device Role / Timing Role: 2% output accuracy over –40 °C to +125 °C and <0.007 %/mA load regulation minimize gain drift and offset error. Use Value: Maintains effective resolution >15.5 bits across temperature and battery discharge without calibration. |
Use Scenario: Regulating power for BLE/Wi-Fi SoCs and environmental sensors in battery-operated IoT edge nodes. IC Role / Device Role / Timing Role: 12 µA quiescent current and <1 µA shutdown current extend 200 mAh coin-cell life to >10 years in sleep mode. Use Value: Eliminates need for external load switches or discrete enable circuitry-reducing system-level leakage paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B332MR-G | 3.3 V, 200 mA, 15 µVRMS noise, SOT-25 package (larger footprint, higher RθJA = 250 °C/W) | Limited to 200 mA; less suitable for 250 mA image sensor burst loads | Choose if SOT-25 assembly infrastructure exists and noise <15 µVRMS suffices |
| Analog Devices ADP160AUJZ-3.3-R7 | 3.3 V, 150 mA, 22 µVRMS noise, 1.9 µA IQ, TSOT-5 package | Lower current rating and higher noise-unsuitable for VCO/RF power domains | Prefer only for ultra-low-IQ sub-150 mA logic rails where noise is secondary |
Compared with XC6210B332MR-G and ADP160AUJZ-3.3-R7, LDLN025J33R uniquely combines 250 mA capability, 6.5 µVRMS noise, and Flip-Chip4 size-making it the only option for space-constrained, high-current, ultra-low-noise mobile RF applications.
Availability
LDLN025J33R is available at Aetrix Electronics and suitable for mobile RF modules, high-speed image sensors, precision ADC reference supplies, and always-on IoT sensor nodes requiring stable component supply with guaranteed long-term manufacturability.
Supply support for LDLN025J33R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, analog chips, and MEMS sensors for automotive, industrial, and consumer markets.
LDLN025J33R belongs to ST's ultra-low-noise LDO family, engineered specifically for noise-critical analog and RF subsystems in battery-powered portable electronics-prioritizing PSRR, output cleanliness, and quiescent current control over raw efficiency.
FAQ
What is the minimum input voltage required for LDLN025J33R to regulate 3.3 V at 250 mA?
The minimum input voltage is 3.55 V, calculated as VOUT + VDROP = 3.3 V + 0.25 V. This assumes worst-case 250 mV dropout at 250 mA and –40 °C to +125 °C operation in Flip-Chip4 package, per Table 4 of DS11756 Rev 8.
Can LDLN025J33R be used with a 1 µF output capacitor only?
Yes-1 µF X7R ceramic is explicitly recommended in Table 5 and validated across the stability region (Figure 19). The device remains stable with ESR between 5 mΩ and 500 mΩ, eliminating need for series resistance or larger capacitance.
Does the NC pin on LDLN025J33R require PCB connection?
No-the NC pin is not internally connected and may be left unconnected or tied to GND for mechanical anchoring. Per Table 1, it serves no electrical function and has no impact on thermal or electrical performance when floating.
How does LDLN025J33R behave during input voltage dropout?
It maintains controlled quiescent current (≤425 µA at 250 mA load, –40 °C to +125 °C) and continues regulation until VIN drops below VOUT + VDROP. Unlike conventional LDOs, its IQ does not spike unpredictably, preserving battery energy during brownout conditions.
LDLN025J33R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XFBGA, FCBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 250mA
- Current - Output:
- 250mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- 425 µA
- PSRR:
- 80dB ~ 60dB (100Hz ~ 100KHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-FlipChip
LDLN025J33R FAQ
1.How can I place an order for LDLN025J33R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDLN025J33R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDLN025J33R reliable?
The price and inventory of LDLN025J33R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDLN025J33R is usually 5 days.
3.What payment methods are accepted for LDLN025J33R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDLN025J33R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDLN025J33R?
LDLN025J33R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDLN025J33R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDLN025J33R?
For technical support, including LDLN025J33R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDLN025J33R requirements.
6.How does Aetrix verify that LDLN025J33R is sourced from the original manufacturer or authorized distributors?
All LDLN025J33R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDLN025J33R meets industry standards.
7.What is the process for return or replacement of LDLN025J33R?
All LDLN025J33R units undergo pre-shipment inspection (PSI). If there is an issue with LDLN025J33R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDLN025J33R part is unused and in its original packaging.
Return procedure for LDLN025J33R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDLN025J33R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

