STMicroelectronics LDLN025PU18R
- Part No.:
- LDLN025PU18R
- Manufacturer:
- STMicroelectronics
- Package:
- 4-XDFN Exposed Pad
- Datasheet:
-
LDLN025PU18R.pdf
- Description:
- IC REG LINEAR 1.8V 250MA 4DFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,075
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LDLN025PU18R from STMicroelectronics is a 250 mA ultra-low-noise low-dropout (LDO) voltage regulator with 1.8 V fixed output, designed for noise-sensitive analog and RF circuitry. It operates from 1.5 V to 5.5 V input, delivers 6.5 µVRMS output noise (10 Hz–100 kHz), achieves 120 mV dropout at 250 mA, and draws only 12 µA quiescent current at no load-enabling extended battery life in portable image sensors and VCO power rails.
For engineers reviewing the LDLN025PU18R datasheet, LDLN025PU18R pinout, LDLN025PU18R application, or LDLN025PU18R equivalent, this LDO is selected for precision biasing of ADC references, RF front-end ICs, and high-resolution camera modules where PSRR >60 dB at 100 kHz and ±2% output accuracy across –40 °C to +125 °C are critical.
Technical Context
The LDLN025PU18R employs a bandgap-referenced error amplifier with internal soft-start and logic-controlled enable to manage inrush and shutdown sequencing. Its architecture maintains stable regulation under dynamic load transients (±40 mV deviation at 1 mA→250 mA step) while sustaining >80 dB PSRR at 100 Hz and >60 dB at 100 kHz.
Thermal protection triggers at 160 °C with 20 °C hysteresis, and overcurrent limiting caps short-circuit current between 250 mA and 500 mA. The device is internally compensated for stability with 0.7–1 µF ceramic output capacitors and supports output discharge via 230 Ω internal pull-down when disabled.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 1.8 V ±2% over line, load, and temperature (–40 °C to +125 °C) |
| Max output current | 250 mA continuous; internally current-limited during overload |
| Dropout voltage | 120 mV typical at 250 mA; 250 mV max (DFN4-1x1) across full temperature range |
| Output noise | 6.5 µVRMS (10 Hz–100 kHz, IOUT = 250 mA); enables clean supply for VCOs and ADCs |
| PSRR | 80 dB @ 100 Hz, 60 dB @ 100 kHz (IOUT = 20 mA); suppresses switching noise from upstream DC/DC converters |
| Quiescent current | 12 µA at no load; rises to 250 µA at 250 mA load-optimized for always-on sensor nodes |
| Enable threshold | VIL ≤ 0.4 V, VIH ≥ 1.2 V; compatible with 1.8 V and 3.3 V logic systems |
Pinout & Package
LDLN025PU18R is packaged in DFN4-1x1 (1.0 mm × 1.0 mm, 0.38 mm height, 0.65 mm pitch), featuring an exposed thermal pad that must be connected to GND for optimal thermal performance (RthJA = 220 °C/W).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Input supply voltage | Accepts 1.5–5.5 V; requires 0.7–1 µF ceramic input capacitor for stability |
| VOUT | Regulated output voltage | Delivers fixed 1.8 V; stable with 0.7–10 µF ceramic output capacitor (ESR 5–500 mΩ) |
| GND | Ground reference | Common return path; exposed pad must be soldered to PCB ground plane |
| EN | Logic-enable input | Active-high control: VEN ≥ 1.2 V enables regulation; VEN ≤ 0.4 V disables (IQ < 1 µA) |
| NC | No-connect terminal | Not internally connected; may be tied to GND for mechanical reinforcement |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low output noise | 6.5 µVRMS (10 Hz–100 kHz, full load) enables direct powering of RF synthesizers without additional filtering |
| Controlled quiescent current in dropout | IQ remains ≤425 µA even when VIN approaches VOUT + VDROP, extending runtime in brownout conditions |
| Output discharge on shutdown | 230 Ω internal pull-down discharges VOUT rapidly (<1 ms for 1 µF), preventing floating bias in multi-rail systems |
| Internal soft-start | 80–150 µs turn-on time limits inrush current, eliminating need for external RC delay networks |
| Robust protection suite | Thermal shutdown (160 °C), overcurrent limiting (250–500 mA), and ESD tolerance (±2 kV HBM) |
Applications
| Smartphone Camera Module | VCO Power Supply |
|---|---|
Use Scenario: Biasing CMOS image sensor analog front-end and ADC reference in compact mobile cameras. IC Role / Device Role / Timing Role: Provides ultra-clean 1.8 V rail isolated from noisy SoC and PMIC domains. Use Value: 6.5 µVRMS noise and 80 dB PSRR at 100 Hz prevent quantization noise and spurious tones in captured imagery. |
Use Scenario: Powering voltage-controlled oscillator core in Wi-Fi 6/Bluetooth LE transceivers. IC Role / Device Role / Timing Role: Delivers low-phase-noise bias unaffected by digital switching transients. Use Value: 250 mV max dropout and 60 dB PSRR at 100 kHz suppress supply-induced jitter, preserving EVM and spectral purity. |
| Portable Instrumentation ADC | Industrial IoT Sensor Node |
Use Scenario: Supplying 24-bit delta-sigma ADC in handheld multimeters and data loggers. IC Role / Device Role / Timing Role: Generates precision reference voltage rail decoupled from battery voltage sag. Use Value: ±2% output accuracy across –40 °C to +125 °C and 0.007 %/mA load regulation ensure measurement repeatability. |
Use Scenario: Powering always-on environmental sensor subsystem (temperature/humidity/pressure) in battery-operated gateways. IC Role / Device Role / Timing Role: Maintains regulated 1.8 V during long sleep cycles with minimal self-consumption. Use Value: 12 µA no-load IQ extends 10-year battery life; EN pin enables firmware-controlled deep-sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Torex XC6210B182MR-G | 180 mA max output; 150 mV dropout at 180 mA; 12 µVRMS noise; no output discharge | Limited to lower-current analog sensors; lacks active discharge for fast power cycling | Select when cost sensitivity outweighs 250 mA headroom and discharge requirement |
| Analog Devices ADP160AUJZ-1.8-R7 | 150 mA max output; 195 mV dropout at 150 mA; 22 µVRMS noise; 1.8 V ±1.5% accuracy | Suitable for less noise-critical mixed-signal loads; higher noise degrades RF PLL phase margin | Prefer for legacy designs requiring JEDEC-standard SOT-23-5 footprint compatibility |
Compared with XC6210B182MR-G and ADP160AUJZ-1.8-R7, LDLN025PU18R uniquely combines 250 mA drive, 6.5 µVRMS noise, and integrated output discharge-making it the only option qualified for next-generation smartphone image sensor and 5G mmWave VCO applications demanding simultaneous high current, ultra-low noise, and rapid rail collapse.
Availability
LDLN025PU18R is available at Aetrix Electronics and suitable for smartphone camera modules, RF transceiver power supplies, portable instrumentation ADCs, and industrial IoT sensor nodes requiring stable component supply with guaranteed long-term lifecycle support.
Supply support for LDLN025PU18R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, delivering silicon solutions for automotive, industrial, and consumer markets with emphasis on energy efficiency and reliability.
LDLN025PU18R belongs to ST's ultra-low-noise LDO family, engineered specifically for powering noise-sensitive analog and RF circuits-including image sensors, VCOs, and high-resolution data converters-in space-constrained, battery-powered devices.
FAQ
What is the recommended input and output capacitor configuration for LDLN025PU18R?
Use a 1 µF X7R ceramic capacitor on both input (CIN) and output (COUT). The device is stable with COUT values from 0.7 µF to 10 µF and ESR between 5 mΩ and 500 mΩ. Avoid tantalum or aluminum electrolytic capacitors due to ESR and aging effects that compromise transient response and noise performance.
Does LDLN025PU18R require an external pull-up resistor on the EN pin?
No. The EN pin has an internal 1 MΩ pull-down resistor, so it defaults to OFF when left unconnected. A logic-high signal ≥1.2 V (e.g., from a microcontroller GPIO) is required to enable regulation. No external pull-up is needed unless system-level fail-safe behavior mandates default-ON operation.
How does thermal performance differ among the DFN4-1x1, Flip-Chip4, and SOT23-5L packages?
DFN4-1x1 has RthJA = 220 °C/W, Flip-Chip4 = 210 °C/W, and SOT23-5L = 200 °C/W. While SOT23-5L offers the lowest junction-to-ambient resistance, its larger footprint (2.95 mm × 1.60 mm) conflicts with ultra-compact layouts. DFN4-1x1 provides the best area efficiency (1.0 mm²) and sufficient thermal margin for 250 mA continuous operation with proper PCB copper pour.
Can LDLN025PU18R be used with a 5 V input to regulate 1.8 V at 250 mA?
Yes. With a 5 V input, the dropout voltage is 120 mV typical (250 mV max), resulting in 3.7 V of headroom-well within the absolute maximum rating of 7 V input. Power dissipation will be (5 V − 1.8 V) × 0.25 A = 0.8 W, requiring adequate PCB copper area and airflow or derating above 85 °C ambient per the thermal data in DS11756 Rev 8, page 5.
LDLN025PU18R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 4-XDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.25V @ 250mA
- Current - Output:
- 250mA
- Current - Quiescent (Iq):
- 25 µA
- Current - Supply (Max):
- 425 µA
- PSRR:
- 80dB ~ 60dB (100Hz ~ 100KHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Soft Start
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 4-DFN (1x1)
LDLN025PU18R FAQ
1.How can I place an order for LDLN025PU18R through Aetrix?
Please submit a Request for Quotation (RFQ) for LDLN025PU18R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LDLN025PU18R reliable?
The price and inventory of LDLN025PU18R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LDLN025PU18R is usually 5 days.
3.What payment methods are accepted for LDLN025PU18R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LDLN025PU18R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LDLN025PU18R?
LDLN025PU18R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LDLN025PU18R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LDLN025PU18R?
For technical support, including LDLN025PU18R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LDLN025PU18R requirements.
6.How does Aetrix verify that LDLN025PU18R is sourced from the original manufacturer or authorized distributors?
All LDLN025PU18R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LDLN025PU18R meets industry standards.
7.What is the process for return or replacement of LDLN025PU18R?
All LDLN025PU18R units undergo pre-shipment inspection (PSI). If there is an issue with LDLN025PU18R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LDLN025PU18R part is unused and in its original packaging.
Return procedure for LDLN025PU18R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LDLN025PU18R Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

