STMicroelectronics LE50CD
- Part No.:
- LE50CD
- Manufacturer:
- STMicroelectronics
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LE50CD.pdf
- Description:
- IC REG LINEAR 5V 100MA 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:2,716
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE50CD from STMicroelectronics is a very low dropout linear voltage regulator delivering 5.0 V ±2% output at up to 100 mA, featuring 0.2 V typical dropout voltage, 50 µA quiescent current in OFF mode, and TTL-compatible inhibit control for power sequencing in battery-powered systems.
For engineers reviewing the LE50CD datasheet, LE50CD pinout, LE50CD application, or LE50CD equivalent, this device is selected for ultra-low-power local regulation where supply rejection (80 dB typ.), thermal stability (−40 to 125 °C), and minimal external capacitance (2.2 µF) are critical design constraints.
Technical Context
The LE50CD implements a PNP pass transistor architecture with internal current and thermal limiting, enabling stable operation across its full −40 to 125 °C junction temperature range. Its inhibit input (pin 5 in SO-8) accepts TTL-level logic to disable output, reducing quiescent current to 50 µA while maintaining fast wake-up response.
Designed as a pin-to-pin upgrade to L78L50, it retains compatibility with legacy designs while improving dropout performance by >60% and lowering no-load supply current by 80% versus standard 78Lxx regulators. The SO-8 package integrates pins 2, 3, 6, and 7 to the die attach flag for enhanced thermal dissipation (RthJA = 55 °C/W).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 5.0 V ±2% at 25 °C; ensures stable MCU core or sensor biasing without post-regulation trimming |
| Dropout Voltage | 0.2 V typ. at 100 mA; enables regulation from 5.2 V input, extending battery runtime in single-cell Li-ion or dual-cell alkaline systems |
| Quiescent Current | 50 µA in OFF mode; reduces standby power loss to <0.3 µW per regulator in deep-sleep system states |
| Supply Rejection | 80 dB typ. at 120 Hz; suppresses ripple from switching DC/DC converters feeding the LDO input rail |
| Stability Capacitor | 2.2 µF ceramic (ESR 0.1–10 Ω); eliminates need for large tantalum or electrolytic capacitors, saving PCB area and cost |
| Operating Temperature | −40 to 125 °C junction; supports under-hood automotive modules and industrial edge controllers without derating |
| Inhibit Logic Threshold | VIL ≤ 0.8 V, VIH ≥ 2.0 V; interfaces directly with 3.3 V or 5 V microcontroller GPIO without level-shifting |
Pinout & Package
LE50CD is available in SO-8 package with exposed thermal pad connected internally to pins 2, 3, 6, and 7. This modified SO-8 frame reduces thermal resistance (RthJC = 20 °C/W) and improves power handling when mounted on ≥1 cm² copper pour.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VOUT | Regulated 5.0 V output; requires 2.2 µF ceramic capacitor to ground for stability |
| 2 | GND | Power ground; electrically tied to die attach flag and pins 3/6/7 for thermal conduction |
| 3 | VIN | Input supply (up to 18 V); must exceed VOUT + VDROP for regulation |
| 4 | GND | Second ground terminal; shares internal connection with pin 2 for low-inductance return path |
| 5 | INHIBIT | TTL-compatible enable/disable control; pulled low to disable output and reduce IQ to 50 µA |
| 6 | GND | Third ground terminal; enhances thermal and EMI performance via multi-point grounding |
| 7 | GND | Fourth ground terminal; completes thermal flag connection for optimal heatsinking |
| 8 | VIN | Redundant input terminal; paralleled with pin 3 to lower trace resistance and improve current sharing |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low dropout | 0.2 V typical at 100 mA enables operation with minimal headroom-critical for energy-constrained battery systems |
| TTL inhibit control | Direct interface with 3.3 V/5 V logic allows precise power sequencing and zero-crossing shutdown in multi-rail boards |
| ±2% output accuracy | Guaranteed over temperature and line/load conditions eliminates need for external feedback trimming in cost-sensitive designs |
| Internal protection | Current limit and thermal shutdown prevent damage during fault conditions without requiring external circuitry |
| Low-noise operation | 50 µV RMS noise (10 Hz–100 kHz) supports noise-sensitive analog sensors and precision ADC references |
Applications
| Portable Medical Sensors | Automotive Body Control Modules |
|---|---|
Use Scenario: Continuous glucose monitor using coin-cell battery and low-power BLE SoC. IC Role / Device Role / Timing Role: Local 5 V regulator for op-amp signal conditioning and ADC reference, enabled only during measurement bursts. Use Value: 50 µA OFF-mode current extends battery life beyond 12 months; 0.2 V dropout allows use of depleted 3.6 V Li-SOCl₂ cells. | Use Scenario: Door module with window lift, mirror control, and LED status indicators. IC Role / Device Role / Timing Role: Inhibit-controlled 5 V rail for microcontroller peripherals, synchronized with CAN bus sleep/wake commands. Use Value: TTL-compatible INH pin enables direct connection to CAN transceiver's STB pin, eliminating discrete logic and reducing BOM count. |
| Industrial IoT Edge Node | Smart Energy Metering |
Use Scenario: Battery-backed LoRaWAN node monitoring temperature, humidity, and vibration. IC Role / Device Role / Timing Role: Primary 5 V supply for MCU, radio, and analog front-end, disabled between scheduled transmissions. Use Value: 2.2 µF stability capacitor reduces footprint by 60% vs. legacy 10 µF tantalum solutions; −40 to 125 °C rating ensures outdoor deployment reliability. | Use Scenario: DIN-rail meter with isolated RS-485, real-time clock, and metrology ADC. IC Role / Device Role / Timing Role: Precision 5 V reference for 24-bit sigma-delta ADC, powered from auxiliary winding of isolation transformer. Use Value: 80 dB PSRR at 120 Hz rejects transformer-coupled ripple; ±2% tolerance meets IEC 62053-21 Class 0.2 accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LDL1117S50R | Fixed 5.0 V output, 1.2 A rating, 1.2 V dropout, no inhibit pin | Higher current capability but unsuitable for ultra-low-IQ or sequenced shutdown | Select when load exceeds 100 mA and sequencing is not required |
| TPS76350DBVR | 5.0 V output, 150 mA, 0.22 V dropout, 1 µA shutdown current, SOT-23-5 | Lower shutdown current but smaller package limits thermal performance above 85 °C | Select for space-constrained designs where <1 µA off-state leakage is mandatory |
Compared with LDL1117S50R and TPS76350DBVR, LE50CD uniquely balances ultra-low dropout (0.2 V), industry-grade temperature range (−40 to 125 °C), and integrated inhibit logic in a thermally robust SO-8 package-making it optimal for automotive and industrial power management where reliability and controllability coexist.
Availability
LE50CD is available at Aetrix Electronics and suitable for portable medical sensors, automotive body control modules, industrial IoT edge nodes, and smart energy metering requiring stable component supply across extended temperature and long-lifecycle programs.
Supply support for LE50CD includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components.
The LE series is ST's dedicated family of very low-dropout linear regulators targeting battery-powered and thermally constrained applications where efficiency, precision, and integration of enable/inhibit control are essential.
FAQ
What is the minimum input voltage required for LE50CD to maintain regulation at 100 mA load?
The LE50CD requires input voltage ≥5.2 V to sustain 5.0 V output at 100 mA, based on its 0.2 V typical dropout voltage. At worst-case 0.5 V dropout (over temperature), minimum input rises to 5.5 V. Input must remain below 18 V absolute maximum rating.
Can LE50CD be used without the inhibit function?
Yes-LE50CD operates continuously in ON mode if the INHIBIT pin (pin 5) is grounded or tied to VIN. However, ST recommends grounding the pin when unused to prevent noise-induced false shutdown; floating is not advised due to susceptibility to EMI.
Is an input capacitor required for LE50CD stability?
An input capacitor is not mandatory for stability but strongly recommended: 0.1 µF ceramic placed near pins 3 and 8 suppresses high-frequency noise and improves transient response. The 2.2 µF output capacitor is mandatory and must meet ESR specifications (0.1–10 Ω).
How does LE50CD's thermal performance compare between SO-8 and TO-92 packages?
LE50CD is only offered in SO-8 (not TO-92) for the 'D' suffix variant. The SO-8 package achieves RthJA = 55 °C/W with 1 cm² copper, versus ~200 °C/W for TO-92-enabling 100 mA continuous operation up to 85 °C ambient without derating, unlike TO-92 variants limited to ~30 mA.
LE50CD Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 18V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.5V @ 100mA
- Current - Output:
- 100mA
- Current - Quiescent (Iq):
- 1 mA
- Current - Supply (Max):
- 3 mA
- PSRR:
- 76dB ~ 60dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LE50CD FAQ
1.How can I place an order for LE50CD through Aetrix?
Please submit a Request for Quotation (RFQ) for LE50CD on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE50CD reliable?
The price and inventory of LE50CD are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE50CD is usually 5 days.
3.What payment methods are accepted for LE50CD?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE50CD transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE50CD?
LE50CD orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE50CD order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE50CD?
For technical support, including LE50CD datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE50CD requirements.
6.How does Aetrix verify that LE50CD is sourced from the original manufacturer or authorized distributors?
All LE50CD products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE50CD meets industry standards.
7.What is the process for return or replacement of LE50CD?
All LE50CD units undergo pre-shipment inspection (PSI). If there is an issue with LE50CD, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE50CD part is unused and in its original packaging.
Return procedure for LE50CD:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE50CD Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

