Microchip Technology LE58QL061BVCT
- Part No.:
- LE58QL061BVCT
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 44-TQFP
- Datasheet:
-
LE58QL061BVCT.pdf
- Description:
- IC TELECOM INTERFACE 44TQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,871
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE58QL061BVCT from Zarlink Semiconductor is a quad-channel, low-voltage subscriber line audio-processing circuit (QLSLAC™) implementing codec, digital filtering, and two-to-four-wire conversion for telecom line cards. It operates on 3.3 V CMOS with 5 V-tolerant digital inputs, supports PCM/MPI or GCI interface modes, delivers 2.048 Mbits/s data rate, and integrates four independent signal processing channels with software-programmable transmit/receive gains, A-law/µ-law coding, and real-time interrupt capability.
For engineers reviewing the LE58QL061BVCT datasheet, LE58QL061BVCT pinout, LE58QL061BVCT application, or LE58QL061BVCT equivalent, this device is selected for programmable BORSCHT implementation in carrier-grade line cards requiring channel-level gain control, time-slot assignment up to 128 per port, chopper clock support for SLIC devices, and compatibility with Le79Q061/063 QSLAC coefficient sets.
Technical Context
The LE58QL061BVCT implements four fully independent analog signal paths, each with dedicated digital filters for transmit/receive equalization, transhybrid balancing, and impedance scaling. Its architecture supports dual PCM ports or General Circuit Interface (GCI) mode, enabling unified control and PCM data transfer over a single port at 2.048 MHz or 4.096 MHz clock rates.
It features pin-selectable interface configuration, programmable digital I/O with debouncing, built-in test modes (loopback, tone generation), and µP-accessible real-time data registers with open-drain or TTL interrupt output. Clock derivation supports nine master clock frequencies from 1.536 MHz to 8.192 MHz via MCLK or PCLK.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channels | Four independent, software-configurable audio processing channels |
| Data Rate | 2.048 Mbits/s - matches E1/T1 framing for seamless integration into digital telephony infrastructure |
| Interface Modes | Pin-programmable PCM/MPI or GCI - enables flexible system-level connectivity without hardware redesign |
| Coding Standards | A-law, µ-law, or linear PCM - ensures interoperability with global PSTN and VoIP gateways |
| Master Clock Options | 1.536, 1.544, 2.048, 3.072, 3.088, 4.096, 6.144, 6.176, or 8.192 MHz - supports worldwide TDM network timing requirements |
| Power Supply | 3.3 V CMOS core with 5 V-tolerant digital I/O - simplifies mixed-voltage board design and interfaces directly with legacy microcontrollers |
| Time Slot Assigner | Up to 128 channels per port - enables dense multi-line card deployment in central office and remote terminal applications |
Pinout & Package
LE58QL061BVCT is housed in a 44-pin Thin Quad Flat Package (TQFP), RoHS-compliant and optimized for high-density line card layouts. The package supports standard surface-mount reflow profiles and provides thermal performance suitable for sustained operation in telecom environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1–VIN4 | Analog input (channel 1–4) | Differential analog receive path inputs from SLIC devices; DC-coupled, rail-to-rail capable |
| VOUT1–VOUT4 | Analog output (channel 1–4) | Differential analog transmit path outputs to SLIC devices; supports 0 dBm0 reference level |
| PCLK/DCL | PCM/GCI clock input | Accepts 2.048 MHz or 4.096 MHz clock for PCM/MPI mode; serves as DCL in GCI mode |
| MCLK/E1 | Master clock input | Supports nine standard telecom clock frequencies; used for internal DSP timing and filter coefficient generation |
| GCI/PCM | Interface mode select | Hardware pin defining operational mode: high = GCI, low = PCM/MPI |
| INT | Interrupt output | Open-drain or TTL-compatible real-time interrupt signaling for µP event handling |
| CS/PG | Chip select / programming mode | Active-low chip select; double-pulse entry into programming mode for coefficient loading |
| RST | Reset input | Asynchronous active-low reset; initializes all registers and places device in standby state |
Key Features
| Feature | Design Value |
|---|---|
| Software & coefficient compatibility with Le79Q061/063 QSLAC | Enables drop-in migration path and reuse of existing firmware, filter coefficients, and calibration data |
| Programmable SLIC interface parameters | Allows dynamic adjustment of input impedance, transhybrid balance, and transmit/receive gains per channel |
| Built-in test modes (loopback, tone generation) | Permits in-system diagnostics without external test equipment, reducing field service time and cost |
| Mixed-state impedance scaling network (AISN) | Compensates for analog/digital domain mismatches, improving echo return loss and voice quality |
| Real-time data register with interrupt | Delivers instantaneous status (e.g., clipping, overload, SLIC fault) to host µP without polling overhead |
| Chopper clock outputs (256 kHz / 293 kHz) | Directly drives Zarlink SLIC switching regulators, eliminating need for external chopper controllers |
Applications
| Central Office Line Card | Remote Terminal Unit |
|---|---|
Use Scenario: High-density analog line interface in Class 5 switches supporting 128+ lines per card. IC Role / Device Role / Timing Role: Performs full BORSCHT functions across four channels, including codec, hybrid balancing, and PCM framing. Use Value: Enables software-defined line provisioning and gain optimization per subscriber, reducing manual calibration labor by >70%. |
Use Scenario: Compact DSLAM or fiber node serving rural broadband subscribers with POTS backup. IC Role / Device Role / Timing Role: Acts as primary audio-processing engine interfacing with Zarlink SLICs and E1 backhaul. Use Value: Supports E1 multiplex operation and robbed-bit signaling, ensuring PSTN interoperability during power outages. |
| V.90 Modem Front-End | VoIP Gateway Analog Card |
Use Scenario: Analog front-end for legacy modem banks requiring maximum channel bandwidth compliance. IC Role / Device Role / Timing Role: Provides full-bandwidth (300–4000 Hz) transmit/receive path with <0.5 dB attenuation distortion. Use Value: Meets ITU-T V.90 spectral mask and group delay requirements without external analog filters. |
Use Scenario: Analog interface card in enterprise VoIP gateways connecting PSTN trunks. IC Role / Device Role / Timing Role: Converts between A-law PCM and analog signals while performing echo cancellation preprocessing. Use Value: Integrates AISN and programmable equalization to suppress echo in hybrid circuits, improving MOS scores by ≥0.8. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel telecom codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LE58QL063HVC | 64-pin LQFP package; adds E1 multiplex capability and expanded TSA (up to 256 slots) | Required for systems needing >128 time slots or dual-E1 aggregation | Select LE58QL063HVC when higher channel density or E1 frame alignment is required; not pin-compatible with LE58QL061BVCT |
| Le79Q061BVC | Legacy QSLAC device; identical pinout but lacks GCI mode, chopper clock outputs, and AISN | Suitable only for basic PCM-based line cards without SLIC regulator control or mixed-impedance compensation | Choose Le79Q061BVC only for brownfield designs retaining legacy firmware; no coefficient or software compatibility guarantee |
Compared with LE58QL061BVCT, LE58QL063HVC offers greater time-slot capacity and E1 support but requires PCB redesign, while Le79Q061BVC lacks GCI, chopper clock, and AISN-making it unsuitable for new SLIC-integrated designs requiring those features.
Availability
LE58QL061BVCT is available at Aetrix Electronics and suitable for central office line cards, remote terminal units, V.90 modem front-ends, and VoIP gateway analog cards requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LE58QL061BVCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Zarlink Semiconductor was a fabless semiconductor company specializing in high-reliability communications ICs, acquired by Microsemi in 2011. Its products targeted carrier-grade telecom infrastructure with emphasis on signal integrity and regulatory compliance.
The LE58QL061BVCT belongs to the Ve580 Series QLSLAC™ product line, designed specifically to replace discrete codec-filter-SLIC interface solutions in programmable line cards while delivering full BORSCHT functionality in a single, software-configurable IC.
FAQ
What is the primary function of the LE58QL061BVCT in a telecom line card?
The LE58QL061BVCT performs the codec, digital filtering, and two-to-four-wire conversion functions required for BORSCHT implementation. It processes four independent analog voice channels, converts them to/from PCM format, applies programmable gain and equalization, and interfaces directly with SLIC devices-enabling full subscriber line interface functionality in a single IC.
Does the LE58QL061BVCT support both A-law and µ-law companding?
Yes, the LE58QL061BVCT supports A-law, µ-law, and linear PCM coding through software configuration. This allows deployment in both European (A-law) and North American (µ-law) telephony networks without hardware changes, and the selection is made per-channel via the operating functions register.
Can the LE58QL061BVCT operate with a 4.096 MHz clock?
Yes, the LE58QL061BVCT supports a 4.096 MHz clock option in both PCM/MPI and GCI modes. In PCM/MPI mode, this clock serves as PCLK; in GCI mode, it operates as DCL. The device also accepts eight additional master clock frequencies ranging from 1.536 MHz to 8.192 MHz.
Is the LE58QL061BVCT pin-compatible with the Le79Q061 series?
No, the LE58QL061BVCT is not pin-compatible with the Le79Q061 series. While software and coefficient compatible, it uses a 44-pin TQFP package versus the Le79Q061's 48-pin TQFP, and pin assignments for SLIC interface, clocking, and control differ significantly-requiring PCB layout revision for migration.
What interface modes does the LE58QL061BVCT support, and how are they selected?
The LE58QL061BVCT supports two interface modes: PCM/Microprocessor Interface (PCM/MPI) and General Circuit Interface (GCI). Mode selection is controlled by the hardware GCI/PCM pin: logic high selects GCI mode (unified control/data port), logic low selects PCM/MPI mode (separate control and PCM data buses).
LE58QL061BVCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 44-TQFP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Subscriber Line Interface Concept (SLIC)
- Interface:
- PCM
- Number of Circuits:
- 4
- Voltage - Supply:
- 3.3V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 44-TQFP (10x10)
LE58QL061BVCT FAQ
1.How can I place an order for LE58QL061BVCT through Aetrix?
Please submit a Request for Quotation (RFQ) for LE58QL061BVCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE58QL061BVCT reliable?
The price and inventory of LE58QL061BVCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE58QL061BVCT is usually 5 days.
3.What payment methods are accepted for LE58QL061BVCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE58QL061BVCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE58QL061BVCT?
LE58QL061BVCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE58QL061BVCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE58QL061BVCT?
For technical support, including LE58QL061BVCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE58QL061BVCT requirements.
6.How does Aetrix verify that LE58QL061BVCT is sourced from the original manufacturer or authorized distributors?
All LE58QL061BVCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE58QL061BVCT meets industry standards.
7.What is the process for return or replacement of LE58QL061BVCT?
All LE58QL061BVCT units undergo pre-shipment inspection (PSI). If there is an issue with LE58QL061BVCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE58QL061BVCT part is unused and in its original packaging.
Return procedure for LE58QL061BVCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE58QL061BVCT Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
