Microchip Technology LE75183CDSC
- Part No.:
- LE75183CDSC
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LE75183CDSC.pdf
- Description:
- IC TELECOM INTERFACE 20SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,806
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE75183CDSC from Zarlink Semiconductor is a monolithic Line Card Access Switch (LCAS) providing solid-state equivalent functionality of three 2-form-C electromechanical relays. It delivers power ringing access, line test-out (loop access), SLIC test-in, and ringing generator test access for analog telephony line cards. Key confirmed parameters: 5 V only supply, 20-pin SOIC (GULL) package, ≤1.1 mA typical IDD in all-OFF state, >480 V breakdown rating on ringing access switch (SW8), and integrated thermal shutdown with battery-monitoring all-OFF fail-safe.
For engineers reviewing the LE75183CDSC datasheet, LE75183CDSC pinout, LE75183CDSC application, or LE75183CDSC equivalent, this page provides verified switching states, isolation ratings, ON-resistance matching (≤1.0 Ω), protection architecture (diode bridge/SCR + current limiting), and Telcordia TR-57-compliant 8-state operation - critical for central office, DLC, and HFC/FITL line card design.
Technical Context
The LE75183CDSC implements eight independently controlled solid-state switches (SW1–SW8) with break-before-make or make-before-break operation, driven by TTL-compatible logic inputs (INRING, INTESTin, INTESTout, LATCH) with internal 75 kΩ pull-up/down resistors. Its control logic supports eight distinct operational states including simultaneous test-out and ring-test - a feature exclusive to the C-version per datasheet Section 1.0.
Protection architecture differs by variant: LE75183C integrates diode bridge/SCR clamping, current limiting, and thermal shutdown (Figure 1), enabling bidirectional fault steering to ground. It uses VBAT (−72 V to −19 V) solely as a reference for protection circuitry and enters all-OFF state upon battery loss - a hardwired safety behavior confirmed in Section 1.0 and Table 5.2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage | 5 V only (4.5–5.5 V); eliminates need for multi-rail power design and enables ultra-low idle power (≤6 mW). |
| Switch Breakdown Voltage (SW8) | >480 V; withstands transient faults during ringing cadence without external zero-cross circuitry. |
| ON-Resistance Match (SW3/SW4) | ≤1.0 Ω magnitude difference; ensures balanced signal integrity across tip/ring paths in line test applications. |
| Isolation (Pole-to-Pole) | 330 V (all switches except SW6/SW8); meets ITU-T K.20/21 surge immunity requirements for central office deployment. |
| Thermal Shutdown Flag | TSD pin outputs LOW during thermal shutdown; provides direct system-level fault indication without external sensing. |
| Battery Loss Response | Enters all-OFF state when VBAT < −15 V; prevents uncontrolled switching during brownout or battery disconnect. |
| Logic Interface | LATCH + three dedicated inputs (INRING, INTESTin, INTESTout); no external driver circuitry required due to internal 75 kΩ pull resistors. |
Pinout & Package
LE75183CDSC is housed in a 20-pin plastic SOIC (GULL) package per Ordering Information and Figure 6. Pin functions are validated from Section 3.1 "Pin Descriptions" and the 20-pin SOIC connection diagram (page 6).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DGND | Digital ground reference | Separate ground return for logic circuitry; must be isolated from FGND to prevent noise coupling into protection path. |
| FGND | Fault ground reference | Return path for SCR-clamped transients; requires low-inductance connection to chassis/surge ground. |
| INRING | Logic input (pull-up) | Active-HIGH control for ringing access switch; internal 75 kΩ pull-up eliminates external resistor. |
| INTESTin | Logic input (pull-down) | Active-HIGH control for SLIC test-in switch; internal 75 kΩ pull-down ensures default OFF at power-up. |
| LATCH | Data latch enable | Transparent-low control; allows synchronous update of all switch states without glitching. |
| TLINE / RLINE | TIP/RING line-side I/O | Low-impedance analog paths for loop testing; matched ON-resistance (SW3/SW4) preserves signal symmetry. |
| TBAT / RBAT | TIP/RING SLIC-side I/O | Interface to SLIC device; voltage rating referenced to VBAT ensures protection coordination. |
| TSD | Thermal shutdown I/O | Configurable as input (disable shutdown) or output (fault flag); LOW = thermal trip condition active. |
Key Features
| Feature | Design Value |
|---|---|
| Make-before-break / break-before-make switching | Prevents open-circuit transients during ring cadence; eliminates need for external zero-cross detection circuitry. |
| Integrated SLIC protection (A/C version) | Diode bridge + SCR + current limiting + thermal shutdown protects downstream SLIC from lightning, power cross, and battery faults. |
| Battery monitor with all-OFF fail-safe | VBAT input used exclusively for protection reference; automatic shutdown below −15 V ensures safe line disconnection. |
| Matched ON-resistance (SW3/SW4) | ≤1.0 Ω mismatch across temperature (−40°C to +85°C); maintains balance in differential line test measurements. |
| 8-state operation (C-version only) | Includes simultaneous test-out + ring-test state required for Telcordia TR-57 compliance in digital loop carrier systems. |
Applications
| Central Office Line Card | Digital Loop Carrier (DLC) |
|---|---|
Use Scenario: Providing ringing access, loop test, and SLIC test functions on Class 5 CO line cards handling 100+ lines per shelf. IC Role / Device Role / Timing Role: Solid-state replacement for three EMRs per line; manages tip/ring connectivity under control of line card controller. Use Value: Eliminates relay wear-out, reduces impulse noise, and enables TR-57-compliant simultaneous test-out + ring-test via LE75183C's 8th state. |
Use Scenario: Remote terminal line cards in rural DLC deployments where power efficiency and reliability are critical. IC Role / Device Role / Timing Role: Enables battery-backed line testing and ringing while operating from −48 V battery with only 5 V auxiliary supply. Use Value: 3.8–6 mW idle power dissipation extends backup runtime; all-OFF fail-safe prevents unsafe line states during battery depletion. |
| PBX Analog Trunk Interface | HFC/FITL Remote Node |
Use Scenario: Analog trunk interfaces in enterprise PBX systems requiring hot-swap maintenance and EMI-free switching. IC Role / Device Role / Timing Role: Provides clean, bounce-free switching for test access and ringing generator isolation during diagnostics. Use Value: Zero EMI emission and <1 µA off-state leakage ensure compatibility with sensitive voice codecs and analog filters. |
Use Scenario: Fiber-in-the-loop nodes serving residential analog lines with strict Telcordia TA-909 power dissipation limits. IC Role / Device Role / Timing Role: Delivers ringing, loop test, and SLIC test access using single 5 V rail - eliminating local DC-DC conversion. Use Value: 5 V-only operation and 0.76–2.1 mA active supply current meet TA-909 remote power budget constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar line card access switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LE75183ADSC | Same 20-pin SOIC package and pinout; 7-state operation (no simultaneous test-out + ring-test). | Not TR-57 compliant; suitable for legacy central office or PBX where 8th state is unused. | Select LE75183ADSC only if TR-57 certification is not required and existing firmware supports 7-state logic. |
| LE75183BDSC | Same 20-pin SOIC package; protection limited to diode bridge + current limiting (no SCR clamping). | Positive faults steered to ground, negative faults steered to battery; less robust for bipolar lightning surges. | Choose LE75183BDSC only in cost-sensitive designs where full SCR-based protection is not mandated by regional standards. |
Compared with LE75183ADSC and LE75183BDSC, the LE75183CDSC uniquely delivers Telcordia TR-57-compliant 8-state operation and full diode/SCR fault clamping - making it the sole option for new DLC and HFC/FITL deployments requiring simultaneous test access and ringing generator validation.
Availability
LE75183CDSC is available at Aetrix Electronics and suitable for central office, digital loop carrier, and HFC/FITL analog line card applications requiring stable component supply, long lifecycle support, and RoHS-compliant green packaging.
Supply support for LE75183CDSC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Zarlink Semiconductor was a fabless semiconductor company specializing in communications ICs, acquired by Microsemi in 2011. It pioneered high-reliability analog front-end solutions for telephony infrastructure.
The LE75183CDSC belongs to the VoiceEdge™ VE750 series Line Card Access Switches, designed specifically to replace electromechanical relays in analog telephony line cards while meeting Telcordia, ITU-T, and FCC protection standards.
FAQ
What is the function of the TSD pin on the LE75183CDSC?
The TSD pin on the LE75183CDSC serves as both an input and output for thermal shutdown control. As an output, it reads LOW when the device enters thermal shutdown mode - providing direct system-level fault indication. As an input, tying it HIGH disables the thermal shutdown mechanism (though this is not recommended per datasheet Section 3.1). This dual-role pin enables flexible integration into line card monitoring systems without additional sensors.
Does the LE75183CDSC require external driver circuitry for its logic inputs?
No, the LE75183CDSC does not require external driver circuitry. Its logic inputs - INRING (75 kΩ pull-up), INTESTin (75 kΩ pull-down), INTESTout (75 kΩ pull-up), and LATCH (75 kΩ pull-down) - include internal bias resistors. This allows direct connection to TTL- or CMOS-level controllers, reducing BOM count and layout complexity while ensuring defined power-up states.
How does the LE75183CDSC respond to loss of battery voltage?
The LE75183CDSC monitors VBAT solely as a reference for its protection circuitry. When VBAT drops below approximately −15 V, the device automatically enters an all-OFF state and remains there until VBAT rises above −10 V. This fail-safe behavior, documented in Section 1.0 and Table 5.2, prevents unsafe line states during battery brownout or disconnect in remote power applications like DAML or FITL.
What distinguishes the LE75183CDSC from the LE75183ADSC and LE75183BDSC variants?
The LE75183CDSC adds an eighth operational state - simultaneous test-out and ring-test - required for Telcordia TR-57 compliance in DLC systems. It also includes full diode bridge/SCR clamping (vs. diode-only in B-version), enabling bidirectional fault steering. Unlike the A- and B-versions, the C-version's protection and state logic are explicitly validated for TR-57 applications per Section 1.0.
What is the maximum allowable OFF-state voltage across the LE75183CDSC ringing access switch (SW8)?
The LE75183CDSC ringing access switch (SW8) has a pole-to-pole isolation rating of >480 V, as specified in Section 1.0 and Absolute Maximum Ratings. This rating allows the switch to safely withstand transient overvoltages during ringing cadence or fault conditions - provided appropriate secondary protection (e.g., foldback-type protector) is used to limit tip/ring terminal voltage below the 480 V threshold.
LE75183CDSC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 20-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Line Card Access Switch
- Interface:
- -
- Number of Circuits:
- 1
- Voltage - Supply:
- 4.5V ~ 5.5V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
LE75183CDSC FAQ
1.How can I place an order for LE75183CDSC through Aetrix?
Please submit a Request for Quotation (RFQ) for LE75183CDSC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE75183CDSC reliable?
The price and inventory of LE75183CDSC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE75183CDSC is usually 5 days.
3.What payment methods are accepted for LE75183CDSC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE75183CDSC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE75183CDSC?
LE75183CDSC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE75183CDSC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE75183CDSC?
For technical support, including LE75183CDSC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE75183CDSC requirements.
6.How does Aetrix verify that LE75183CDSC is sourced from the original manufacturer or authorized distributors?
All LE75183CDSC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE75183CDSC meets industry standards.
7.What is the process for return or replacement of LE75183CDSC?
All LE75183CDSC units undergo pre-shipment inspection (PSI). If there is an issue with LE75183CDSC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE75183CDSC part is unused and in its original packaging.
Return procedure for LE75183CDSC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE75183CDSC Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
