Microchip Technology LE7920-2DJC
- Part No.:
- LE7920-2DJC
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
LE7920-2DJC.pdf
- Description:
- IC TELECOM INTERFACE 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:2,902
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE7920-2DJC from Zarlink Semiconductor is a Subscriber Line Interface Circuit (SLIC) designed for POTS line interface cards in telephony systems. It delivers active, ringing, standby, and disconnect control states; supports –19 V to –58 V battery operation; provides programmable constant-current feed and loop-detect threshold; and integrates four on-chip relay drivers-including one dedicated ringing driver-in a 32-pin PLCC package for low-cost, high-performance analog line card designs.
For engineers reviewing the LE7920-2DJC datasheet, LE7920-2DJC pinout, LE7920-2DJC application, or LE7920-2DJC equivalent, this page delivers verified technical context, exact pin functions, thermal management implementation details, relay driver specifications, and real-world telephony use cases-enabling accurate system integration, power budgeting, and compliance with Bellcore GR-357-CORE longitudinal balance requirements.
Technical Context
The LE7920-2DJC implements full two-wire metallic interface functionality using a current-gain architecture (500×) referenced to the RSN node, enabling precise DC feed current programming via external RDC network and two-wire AC impedance synthesis via VTX–RSN ZT network. Its on-chip thermal management (TMG) pin offloads power by connecting an external resistor to VBAT, reducing junction temperature during active and disconnect states.
Control logic uses TTL-compatible C2/C1 inputs to select among four operational states (Active, Ringing, Standby, Disconnect), while D1–D3 inputs independently drive three general-purpose open-collector relay outputs (RYOUT1–3) and RINGOUT-each rated for 50 mA sink current and featuring internal BGND-emitter connection and 6–7.2 V zener clamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Battery Range | –19 V to –58 V: Enables interoperability across global POTS central office battery voltages without external regulation. |
| Current Gain | 500×: Defines linear relationship between RSN input current and A(TIP)/B(RING) metallic output current for precise feed control. |
| Longitudinal Balance | 63 dB (0°C to +70°C): Meets Bellcore GR-357-CORE requirement for –2 performance grade, minimizing noise coupling into balanced pairs. |
| Standby Power | 35 mW: Reduces thermal load and energy consumption in idle line cards, critical for high-density shelf deployments. |
| Relay Drivers | 4 × open-collector (1 RINGOUT + 3 RYOUT): Eliminates need for external driver transistors; each supports 50 mA sink and 7.2 V zener protection. |
| Thermal Management | TMG pin with external RTMG resistor: Offloads up to ~400 mW from die during active/disconnect, extending reliability at TA = 70°C. |
| Loop Detect Threshold | Programmable via RD (e.g., 11.5–17.3 mA on): Allows precise tuning of off-hook detection sensitivity for varying line lengths and gauges. |
Pinout & Package
LE7920-2DJC is housed in a 32-pin Plastic Leaded Chip Carrier (PLCC) package per JEDEC MS-016, with dimensions 0.490" × 0.590" × 0.132" (nominal), gull-wing leads, and pin 1 orientation marked. The package is RoHS-compliant green (lead-free matte-tin plating), rated for peak reflow up to 245°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A(TIP) | Power amplifier output | Drives TIP line with full metallic voltage swing; connects to external line transformer or hybrid. |
| B(RING) | Power amplifier output | Drives RING line complementary to A(TIP); forms differential pair for 2-wire interface. |
| RSN | Receive summing node | Reference point for 500× current gain; all feed, impedance, and gain networks tie here. |
| RDC | DC feed programming node | Connects to RDC1/RDC2 network to set constant-current loop feed (e.g., 20–30 mA). |
| TMG | Thermal management node | External RTMG resistor to VBAT diverts power from die, lowering junction temperature under load. |
| RYOUT1–3 | General-purpose relay drivers | Open-collector outputs sinking to BGND; each drives one external relay coil (32 PLCC only). |
| RINGOUT | Ringing relay driver | Dedicated open-collector output for ringing generator relay; same electrical specs as RYOUTx. |
| DET | Switchhook detector output | Open-collector logic-low signal indicating ring-trip or loop-detect event; includes 15 kΩ internal pull-up. |
| C2/C1 | State control inputs | TTL-compatible binary inputs selecting operational state: 00=Disconnect, 01=Ringing, 10=Active, 11=Standby. |
| D1–D3 | Relay control inputs | TTL-compatible logic-low enables corresponding RYOUT1/2/3 driver; independent of state machine. |
Key Features
| Feature | Design Value |
|---|---|
| No –5 V supply required | Operates from single +5 V (VCC) and negative battery (VBAT) rails-reduces BOM count and simplifies power design. |
| On-chip thermal management (TMG) | External RTMG resistor shifts >30% of dissipated power off-die, enabling stable 1.7 W operation in PLCC without heatsink. |
| Two-wire impedance set by single external network | ZT network between VTX and RSN synthesizes precise 600 Ω (or other) AC impedance without discrete transformers. |
| Programmable ring-trip detect threshold | DA/DB differential inputs allow adjustable ring-trip sensitivity via external resistor divider-critical for noise immunity. |
| Four integrated relay drivers | Eliminates four external driver transistors and snubbers; RINGOUT + RYOUT1–3 support 50 mA loads with zener clamping. |
Applications
| Central Office Line Card | Digital Loop Carrier (DLC) |
|---|---|
Use Scenario: High-density line interface card in Class 5 telephone exchange handling 24–48 POTS lines per board. IC Role / Device Role / Timing Role: Primary SLIC providing battery feed, loop supervision, ringing generation, and hybrid interface for each subscriber line. Use Value: 63 dB longitudinal balance ensures compliance with Bellcore GR-357-CORE; low 35 mW standby power reduces cooling requirements in sealed shelves. |
Use Scenario: Remote terminal unit serving rural subscribers over extended copper loops (up to 10 km). IC Role / Device Role / Timing Role: Line interface IC delivering programmable constant-current feed (18–30 mA) and robust loop detection across long, high-impedance lines. Use Value: Adjustable RD-based loop-detect threshold (9.4–17.3 mA) prevents false off-hook detection on lossy lines. |
| VoIP Gateway Analog FXS Port | Emergency Services (E911) Line Interface |
Use Scenario: Embedded analog telephony adapter converting VoIP signaling to POTS for legacy fax machines or alarm panels. IC Role / Device Role / Timing Role: SLIC implementing on-hook transmission, ringing compatibility, and precise DC feed for regulatory-compliant FXS operation. Use Value: On-hook transmission capability allows call progress tones (dial tone, busy signal) to pass through without lifting the handset. |
Use Scenario: Life-safety line card in public safety answering point (PSAP) requiring guaranteed ring-trip detection under EMI stress. IC Role / Device Role / Timing Role: Critical path SLIC performing ring-trip detection with DA/DB differential inputs and programmable threshold for noise immunity. Use Value: Dedicated ring-trip comparator with bias current < –500 nA and offset < ±50 mV ensures reliable detection even with induced line noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar subscriber line interface applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LE7920-1DJC | Lower longitudinal balance (53 dB vs. 63 dB); identical pinout, package, and functional block diagram. | Suitable for commercial-grade line cards where Bellcore –1 grade suffices; not compliant with –2 longitudinal spec. | Select LE7920-1DJC only if system-level longitudinal rejection testing passes at 53 dB. |
| Si3217x family (e.g., Si32176) | Higher integration (integrated DC-DC, codec, GPIO); different pinout; requires external crystal; no TMG pin. | Targets modern VoIP gateways needing integrated power and audio; not drop-in compatible due to architecture and layout changes. | Choose Si32176 only for new designs prioritizing BOM reduction over legacy SLIC compatibility. |
Compared with LE7920-2DJC, LE7920-1DJC offers identical functionality at reduced longitudinal performance, while Si32176 replaces discrete SLIC+codec+power with a system-on-chip-but demands PCB redesign, firmware adaptation, and forfeits the TMG-based thermal headroom critical for high-temperature deployments.
Availability
LE7920-2DJC is available at Aetrix Electronics and suitable for central office line cards, digital loop carrier terminals, VoIP gateway FXS ports, and emergency services line interfaces requiring stable component supply, long-term lifecycle support, and RoHS-compliant green packaging.
Supply support for LE7920-2DJC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Zarlink Semiconductor was a fabless semiconductor company specializing in voice, timing, and broadband communications ICs, acquired by Microsemi in 2011 and later integrated into Microchip Technology.
The LE7920-2DJC belongs to Zarlink's VE580 Series SLIC product line, engineered specifically for cost-sensitive, high-reliability POTS line interface applications in telecom infrastructure equipment meeting Bellcore GR-357-CORE requirements.
FAQ
What is the function of the TMG pin on the LE7920-2DJC?
The TMG pin on the LE7920-2DJC connects to an external resistor (RTMG) tied to VBAT to divert power away from the die during active and disconnect states. This thermal management feature reduces junction temperature-critical for maintaining reliability at 70°C ambient and enabling continuous 1.7 W dissipation in the 32-pin PLCC package without a heatsink. Designers calculate RTMG using the formula RTMG ≥ (VBAT − 6 V)/ILOOP − 70 Ω.
How does the LE7920-2DJC achieve 63 dB longitudinal balance?
The LE7920-2DJC achieves 63 dB longitudinal balance (L-T and L-4) through matched internal circuitry and precision layout in the –2 performance grade variant. This specification is guaranteed over 0°C to +70°C and validated per Bellcore GR-357-CORE test methods using Test Circuit C. The balance is maintained across 200 Hz–3.4 kHz and enables compliance in central office line cards where common-mode noise rejection is mandatory.
Can the LE7920-2DJC operate without a –5 V supply?
Yes, the LE7920-2DJC operates without a –5 V supply. It requires only a +5 V VCC rail and a negative battery supply (VBAT from –19 V to –58 V). All internal biasing, amplifiers, and relay drivers are designed to function within this dual-rail configuration-eliminating the need for a third power rail and simplifying power supply design in line card applications.
What is the purpose of the RSN pin on the LE7920-2DJC?
The RSN (Receive Summing Node) pin on the LE7920-2DJC serves as the reference point for the device's 500× current gain architecture. The metallic current between A(TIP) and B(RING) equals 500 times the current injected into RSN. All key networks-including DC feed (RDC), two-wire impedance (ZT), and receive gain (ZRX)-connect directly to RSN, making it the central analog node for configuring line interface behavior.
How many relay drivers does the LE7920-2DJC integrate, and what are their ratings?
The LE7920-2DJC integrates four on-chip relay drivers: one dedicated RINGOUT and three general-purpose RYOUT1–3 outputs. All are open-collector with emitters tied internally to BGND, rated for 50 mA continuous sink current, 0.7 V maximum on-voltage at 40 mA, and 7.2 V zener breakover for transient protection-enabling direct drive of standard telecom relays without external components.
LE7920-2DJC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Subscriber Line Interface Concept (SLIC)
- Interface:
- 2-Wire
- Number of Circuits:
- 1
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (11.43x13.97)
LE7920-2DJC FAQ
1.How can I place an order for LE7920-2DJC through Aetrix?
Please submit a Request for Quotation (RFQ) for LE7920-2DJC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE7920-2DJC reliable?
The price and inventory of LE7920-2DJC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE7920-2DJC is usually 5 days.
3.What payment methods are accepted for LE7920-2DJC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE7920-2DJC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE7920-2DJC?
LE7920-2DJC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE7920-2DJC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE7920-2DJC?
For technical support, including LE7920-2DJC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE7920-2DJC requirements.
6.How does Aetrix verify that LE7920-2DJC is sourced from the original manufacturer or authorized distributors?
All LE7920-2DJC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE7920-2DJC meets industry standards.
7.What is the process for return or replacement of LE7920-2DJC?
All LE7920-2DJC units undergo pre-shipment inspection (PSI). If there is an issue with LE7920-2DJC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE7920-2DJC part is unused and in its original packaging.
Return procedure for LE7920-2DJC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE7920-2DJC Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
