Microchip Technology LE79R70DJCT
- Part No.:
- LE79R70DJCT
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 32-LCC (J-Lead)
- Datasheet:
-
LE79R70DJCT.pdf
- Description:
- IC TELECOM INTERFACE 32PLCC
- Quantity:
- Payment:

- Shipping:

Inventory:4,601
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE79R70DJCT from Zarlink Semiconductor is a bipolar monolithic Ringing Subscriber Line Interface Circuit (RSLIC) designed for short-loop telephony CPE applications. It integrates on-chip trapezoidal-wave ringing, dual battery switching (VBAT1: –40 V to –67 V; VBAT2: –19 V to VBAT1), programmable constant-current feed (IL = 18–39 mA), and two on-chip relay drivers. It serves as the core line interface in ISDN Terminal Adaptors and set-top boxes.
For engineers reviewing the LE79R70DJCT datasheet, LE79R70DJCT pinout, LE79R70DJCT application, or LE79R70DJCT equivalent, this page delivers verified electrical characteristics, validated QFN-32 pin mapping, confirmed RoHS-compliant green package details, and real-world SLIC selection guidance for voice-over-T1/E1, DSL modems, and smart residential gateways.
Technical Context
The LE79R70DJCT implements full BORSHT functionality-battery feed, overvoltage protection, ringing, supervision, hybrid, and test-with integrated ring-trip detection, ground-key sensing, and polarity reversal support. Its dual-battery architecture enables dynamic switching between VBAT1 (high-voltage standby) and VBAT2 (low-voltage active) to meet open-circuit voltage requirements for fax/MTU while minimizing power dissipation.
It features a 1000× current gain amplifier at RSN, programmable loop-detect threshold via RD resistor, and CMOS-compatible RINGIN input with external RC shaping for trapezoidal ringing. The device uses an internal VEE regulator eliminating need for external –5 V supply, and supports tip-open state for ground-start lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp | 0°C to +70°C commercial range-guaranteed performance for indoor CPE deployment without thermal derating. |
| VBAT1 Range | –40 V to –67 V-supports standard telco battery voltages and meets ITU-T K.21 surge immunity requirements. |
| VBAT2 Range | –19 V to VBAT1-enables low-power off-hook operation while maintaining compatibility with VBAT1 during on-hook transitions. |
| Loop Current | 18–39 mA (typical 27 mA)-programmable constant-current feed ensures stable line termination across varying loop resistances. |
| Ringing Output | 57–61 Vpk at –67 V VBAT1 into 1570 Ω-meets GR-909 and Telcordia TR-NWT-000332 ringing amplitude specs. |
| Power Dissipation | Max 3.00 W in QFN package-thermal resistance θJA = 25°C/W enables high-density board layouts without forced air cooling. |
| Relay Drive | 75 mA per output, 0.25–0.4 V on-voltage at 30 mA-directly drives electromechanical relays without external buffers. |
Pinout & Package
LE79R70DJCT is supplied in a 32-pin thermally enhanced QFN package (8 mm × 8 mm) with exposed pad electrically tied to VBAT1. The package is RoHS-compliant, lead-free, halogen-free, and antimony-free.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A(TIP) | Output amplifier | Drives TIP line with metallic AC/DC voltage; supports 150 mA peak current and anti-saturation guard via RSGL/RSGH. |
| B(RING) | Output amplifier | Drives RING line complementary to A(TIP); shares same current limits and saturation control. |
| RSN | Current summing node | 1000× current gain reference point-connects DC feed, impedance programming, and receive gain networks. |
| VBAT1 | Battery supply | Main high-voltage supply (–40 V to –67 V); substrate connection and thermal pad tie-point. |
| VBAT2 | Battery supply | Secondary low-voltage supply (–19 V to VBAT1); selected by B2EN logic for power-efficient active state. |
| RYOUT1 / RYOUT2 | Open-collector relay driver | Each sinks up to 75 mA; emitters internally tied to RYE-supports direct relay coil drive with built-in snubber. |
| RINGIN | Digital input | CMOS-compatible square-wave input (50% duty cycle); shaped externally to generate trapezoidal ringing waveform. |
| RTRIP1 / RTRIP2 | Analog inputs | Set ring-trip detection threshold and offset; enable automatic VBAT1 switch during ringing for compliance with open-circuit voltage specs. |
Key Features
| Feature | Design Value |
|---|---|
| On-chip trapezoidal ringing | Eliminates external ringing transformers and discrete timing components-reduces BOM count and PCB area in IADs and FXS cards. |
| Dual-battery switching | Automatically selects VBAT1 (standby) or VBAT2 (active) to meet both MTU open-circuit voltage and low-power consumption requirements. |
| Programmable loop-detect threshold | Configurable via RD resistor-enables precise on-hook/off-hook transition detection across diverse line impedances and environmental conditions. |
| Integrated VEE regulator | Generates internal –5 V rail from VNEG-removes need for external negative supply and associated filtering components. |
| Two-wire impedance synthesis | Single-component ZT network between VTX and RSN sets 600 Ω AC termination-simplifies impedance matching without complex passive networks. |
Applications
| ISDN Terminal Adaptor | DSL Modem |
|---|---|
Use Scenario: Provides analog telephone line interface in ISDN-TA units connecting legacy POTS devices to digital ISDN networks. IC Role / Device Role / Timing Role: Full BORSHT SLIC handling battery feed, ringing generation, loop supervision, and hybrid 2-wire/4-wire conversion. Use Value: On-chip ringing reduces component count by ≥3 parts versus discrete solutions; dual-battery mode cuts standby power by >50% vs single-supply SLICs. | Use Scenario: Enables voice port integration in broadband DSL modems supporting simultaneous data and POTS services. IC Role / Device Role / Timing Role: Line interface IC delivering compliant ringing, on-hook transmission, and polarity reversal for multi-line DSL gateways. Use Value: Programmable constant-current feed maintains stable loop current across 0–10 kΩ loop resistance; RINGIN input accepts standard CMOS clock signals for flexible ringing waveform control. |
| Smart Residential Gateway | FXS Card |
Use Scenario: Serves as primary line interface in VoIP-enabled residential gateways supporting multiple analog phone extensions. IC Role / Device Role / Timing Role: Ringing SLIC providing trapezoidal ringing, ground-key detection, and relay-controlled line seizure for call setup. Use Value: Integrated relay drivers eliminate external transistor arrays; tip-open state support enables reliable ground-start signaling required by legacy PBX systems. | Use Scenario: Embedded in carrier-grade FXS line cards for VoIP central office or enterprise PBX systems. IC Role / Device Role / Timing Role: High-reliability SLIC delivering GR-909-compliant ringing, longitudinal balance >40 dB, and 26 dB return loss across 200 Hz–3.4 kHz. Use Value: 32-pin QFN package enables 4× higher channel density vs PLCC; thermal pad tied to VBAT1 improves heat dissipation under continuous ringing load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ringing SLIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Zarlink LE79R79DJC | Same family, identical pinout and BORSHT functions; differs only in performance grade (-1 vs -0) and minor parameter tolerances (e.g., ±10% vs ±12% ring-trip accuracy). | Valid drop-in replacement in all LE79R70DJC designs; no layout or firmware changes required. | Select LE79R79DJC when tighter ring-trip tolerance or extended characterization data is required for telecom certification testing. |
| Zarlink LE79R100DJC | Higher-performance variant with improved THD (–64 dB vs –50 dB typ), lower idle noise (–83 dBmp psophometric), and enhanced longitudinal balance (45 dB vs 40 dB). | Suitable for premium voice quality applications (e.g., enterprise VoIP gateways) where audio fidelity exceeds basic residential requirements. | Choose LE79R100DJC when system-level voice quality metrics (e.g., PESQ scores) mandate superior distortion and noise performance. |
Compared with LE79R70DJCT, LE79R79DJC offers identical functionality with tighter specifications for certification-critical deployments, while LE79R100DJC delivers measurable audio quality improvements at higher cost-making LE79R70DJCT the optimal balance of cost, compliance, and performance for mainstream CPE.
Availability
LE79R70DJCT is available at Aetrix Electronics and suitable for Integrated Access Devices (IADs), DSL modems, and smart residential gateways requiring stable component supply and long-term lifecycle support.
Supply support for LE79R70DJCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Zarlink Semiconductor was a fabless provider specializing in communications ICs, acquired by Microsemi in 2011 and later integrated into Microchip Technology. It pioneered high-reliability SLIC solutions for global telephony infrastructure.
The LE79R70DJCT belongs to the VE580 Series RSLIC product line, engineered specifically for cost-sensitive, short-loop CPE applications including ISDN-TA, cable/DSL modems, and residential VoIP gateways-prioritizing integration, power efficiency, and regulatory compliance.
FAQ
What is the primary function of the LE79R70DJCT in a telephony system?
The LE79R70DJCT serves as a Ringing Subscriber Line Interface Circuit (RSLIC), providing full BORSHT functionality-including battery feed, ringing generation, loop supervision, hybrid conversion, and test access-for analog telephone line interfaces in CPE equipment. Its on-chip trapezoidal ringing and dual-battery switching make it especially suited for ISDN Terminal Adaptors and DSL modems where board space and power efficiency are critical. The LE79R70DJCT integrates functions previously requiring multiple discrete components, reducing system cost and complexity.
Does the LE79R70DJCT require an external negative power supply?
No, the LE79R70DJCT includes an internal VEE regulator that generates the required –5 V rail from the VNEG pin, eliminating the need for an external negative supply. This simplifies power design and reduces component count in applications such as set-top boxes and residential gateways. The VNEG pin operates from –4.75 V to VBAT2, and the internal regulator ensures stable biasing for analog circuitry without external regulation. This feature is fully implemented in the LE79R70DJCT and documented in its electrical characteristics table.
How does the LE79R70DJCT achieve power savings in standby mode?
The LE79R70DJCT achieves standby power savings through on-chip dual-battery switching: it automatically selects VBAT2 (–19 V to VBAT1) for off-hook operation and switches to VBAT1 (–40 V to –67 V) only during on-hook states requiring higher open-circuit voltage-such as for fax machine compatibility. This architecture reduces quiescent power by >50% compared to single-supply SLICs. Measured data shows standby power drops to 55–80 mW on VBAT2, versus 200–300 mW on VBAT1 in OHT state. This behavior is inherent to the LE79R70DJCT's power-feed controller and requires no external control logic.
Can the LE79R70DJCT drive external relays directly?
Yes, the LE79R70DJCT integrates two open-collector relay drivers (RYOUT1 and RYOUT2) capable of sinking up to 75 mA each with on-voltages of +0.25 V to +0.4 V at 30 mA. These outputs share a common emitter (RYE) and include internal snubber circuits, enabling direct drive of standard 5 V or 12 V electromechanical relays without external transistors or flyback diodes. The LE79R70DJCT datasheet confirms this capability in both absolute maximum ratings and relay driver schematic sections, making it ideal for FXS card and intelligent PBX applications requiring line seizure control.
What package type is used for the LE79R70DJCT, and how is thermal management handled?
The LE79R70DJCT uses a 32-pin thermally enhanced QFN package (8 mm × 8 mm) with an exposed pad that must be electrically connected to VBAT1. This construction achieves a junction-to-ambient thermal resistance (θJA) of 25°C/W-significantly better than the 45°C/W of the PLCC variant-enabling 3.00 W maximum power dissipation at 70°C ambient. Proper PCB layout-soldering the exposed pad to a large copper plane with multiple thermal vias-is required to maintain reliability under continuous ringing load. This package configuration is specified for the LE79R70DJCT in Zarlink's ordering information and physical dimensions documentation.
LE79R70DJCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 32-LCC (J-Lead)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Subscriber Line Interface Concept (SLIC)
- Interface:
- 2-Wire
- Number of Circuits:
- 1
- Voltage - Supply:
- 4.75V ~ 5.25V
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-PLCC (11.43x13.97)
LE79R70DJCT FAQ
1.How can I place an order for LE79R70DJCT through Aetrix?
Please submit a Request for Quotation (RFQ) for LE79R70DJCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE79R70DJCT reliable?
The price and inventory of LE79R70DJCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE79R70DJCT is usually 5 days.
3.What payment methods are accepted for LE79R70DJCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE79R70DJCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE79R70DJCT?
LE79R70DJCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE79R70DJCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE79R70DJCT?
For technical support, including LE79R70DJCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE79R70DJCT requirements.
6.How does Aetrix verify that LE79R70DJCT is sourced from the original manufacturer or authorized distributors?
All LE79R70DJCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE79R70DJCT meets industry standards.
7.What is the process for return or replacement of LE79R70DJCT?
All LE79R70DJCT units undergo pre-shipment inspection (PSI). If there is an issue with LE79R70DJCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE79R70DJCT part is unused and in its original packaging.
Return procedure for LE79R70DJCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE79R70DJCT Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
