Microchip Technology LE87511NQC
- Part No.:
- LE87511NQC
- Manufacturer:
- Microchip Technology
- Category:
- Telecom
- Package:
- 16-VQFN Exposed Pad
- Datasheet:
-
LE87511NQC.pdf
- Description:
- IC TELECOM INTERFACE 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,448
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LE87511NQC from Microsemi is a single-channel G.hn power line communication (PLC) line driver IC, featuring 25 dB fixed voltage gain, operation up to 86 MHz, and programmable four-level bias control for optimized power-performance trade-off in home networking systems.
For engineers reviewing the LE87511NQC datasheet, LE87511NQC pinout, LE87511NQC application, or LE87511NQC equivalent, key selection criteria include its Class AB wideband amplifier architecture, 50–200 Ω line impedance drive capability, QFN-16 package thermal performance, and enable/disable-controlled high-impedance receive mode.
Technical Context
The LE87511NQC integrates two matched wideband amplifiers fabricated in Microsemi's HV30 Bipolar SOI process, enabling low quiescent current while sustaining >86 MHz small-signal bandwidth. Its internal fixed-gain topology eliminates external feedback network design complexity.
Four discrete bias levels are selected via digital control inputs, allowing dynamic adjustment of supply current and output linearity-critical for meeting G.hn spectral mask and EMI requirements during transmit/receive switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain | 25 dB fixed-ensures consistent signal amplification without external gain-setting components. |
| Bandwidth | DC to 86 MHz-supports full G.hn frequency band (up to 100 MHz with margin) for home PLC. |
| Output Impedance Drive | 50 Ω to 200 Ω-matches typical twisted-pair and power-line channel impedances without external matching networks. |
| Bias Control | 4 preset levels-enables runtime optimization of power vs. THD+N across operating conditions. |
| Supply | Single supply-simplifies system power architecture versus dual-rail line drivers. |
| Package | 16-pin 4×4 mm QFN-provides low thermal resistance and compact footprint for dense PLC modem PCBs. |
Pinout & Package
LE87511NQC is housed in a 16-pin, 4×4 mm, 0.5 mm pitch QFN package with exposed thermal pad (EP). Pinout conforms to Microsemi's BD870 series standard layout for PLC line drivers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Positive supply input | Single 5 V or 3.3 V rail powers both amplifiers and bias logic. |
| GND | Ground reference | Common return for analog and digital sections; tied to EP for thermal and noise integrity. |
| INP / INN | Differential input pair | Accepts baseband G.hn OFDM signal from PHY; high CMRR minimizes common-mode noise coupling. |
| OUTP / OUTN | Differential output pair | Drives coupled PLC line; 25 dB gain and 50–200 Ω drive capability support direct connection. |
| EN | Enable control input | Active-high logic enables driver; low state forces high-impedance output for receive mode. |
| B0, B1 | Bias level select | Two-bit digital input selects one of four bias currents (e.g., 30 mA to 90 mA) for power/performance tuning. |
Key Features
| Feature | Design Value |
|---|---|
| Class AB amplifier topology | Delivers linear RF output with lower crossover distortion than Class B, critical for G.hn OFDM symbol fidelity. |
| HV30 Bipolar SOI process | Enables high-voltage swing (>10 Vpp), low leakage, and radiation-hardened operation in noisy PLC environments. |
| Programmable bias levels | Allows real-time adaptation to line attenuation and regulatory spectral limits without hardware change. |
| Enable-controlled high-Z mode | Eliminates transmit-to-receive crosstalk by disconnecting driver outputs during PHY receive phase. |
Applications
| G.hn Home PLC Modem | HPNA-Compatible Bridge |
|---|---|
Use Scenario: Integrated into residential broadband gateways to extend Ethernet over existing AC wiring. IC Role / Device Role / Timing Role: Line driver stage between G.hn PHY and coupled power line interface. Use Value: 25 dB gain and 86 MHz bandwidth ensure full compliance with ITU-T G.996x spectral masks and SNR requirements. | Use Scenario: Used in legacy HPNA 3.1 bridge devices requiring backward-compatible PLC physical layer extension. IC Role / Device Role / Timing Role: High-fidelity analog front-end driver for HPNA baseband signals up to 65 MHz. Use Value: Programmable bias allows dynamic power scaling to meet HPNA's variable line-length and noise-floor constraints. |
| Smart Grid Node Interface | Multi-Protocol PLC Gateway |
Use Scenario: Deployed in utility-side smart meter concentrators communicating over medium-voltage distribution lines. IC Role / Device Role / Timing Role: Robust line driver supporting extended reach and noise immunity in electrically harsh grid environments. Use Value: HV30 SOI process provides inherent tolerance to voltage transients and EFT bursts common on grid infrastructure. | Use Scenario: Embedded in multi-standard gateways supporting simultaneous G.hn, PRIME, and G3-PLC protocols. IC Role / Device Role / Timing Role: Reconfigurable analog driver stage adaptable via bias control to match protocol-specific bandwidth and power profiles. Use Value: Four bias settings allow one hardware design to meet distinct spectral and power envelopes across multiple PLC standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PLC line driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LE87512NQC | Dual-channel version with identical per-channel specs; shares same bias control and package. | Required when simultaneous transmit/receive or MIMO PLC topologies are implemented. | Select LE87512NQC only if dual independent drivers are needed-LE87511NQC remains optimal for cost- and space-constrained single-channel designs. |
| MAX2992ETJ+ | Higher 30 dB gain; supports up to 100 MHz; uses different bias architecture (analog trim vs. digital select). | Better suited for long-reach PRIME/G3-PLC where higher gain and wider bandwidth are mandatory. | Choose MAX2992ETJ+ only when exceeding 86 MHz bandwidth or requiring >25 dB gain-LE87511NQC offers superior power efficiency at G.hn-compliant frequencies. |
Compared with LE87512NQC and MAX2992ETJ+, the LE87511NQC delivers optimal balance of integration density, G.hn-specific performance, and low-power bias flexibility-making it the preferred choice for single-channel, cost-sensitive home PLC modems.
Availability
LE87511NQC is available at Aetrix Electronics and suitable for G.hn home networking gateways, smart grid node interfaces, and multi-protocol PLC gateways requiring stable component supply and long-term lifecycle support.
Supply support for LE87511NQC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microsemi (now part of Microchip Technology) is a semiconductor company specializing in high-reliability analog, mixed-signal, and RF solutions for aerospace, defense, communications, and industrial markets.
The BD870 series-including LE87511NQC-is designed specifically for high-efficiency, spectrally clean power line communication line driving in G.hn and HPNA systems.
FAQ
What is the operating supply voltage range for the LE87511NQC?
The LE87511NQC operates from a single supply voltage of 3.3 V or 5 V, as specified in the official Microsemi datasheet. Both rails are supported without modification, and the HV30 SOI process ensures stable amplifier performance across this range. The LE87511NQC does not require negative or split supplies, simplifying power design in PLC modem applications.
Does the LE87511NQC support differential or single-ended signal paths?
The LE87511NQC supports fully differential input and output paths-INP/INN and OUTP/OUTN are internally matched pairs. This architecture improves common-mode noise rejection on noisy power lines and maintains signal integrity for G.hn OFDM waveforms. The LE87511NQC is not configured for single-ended operation in standard use.
How is bias level selection implemented on the LE87511NQC?
Bias level selection on the LE87511NQC is performed using two digital control pins (B0 and B1), which encode four discrete bias current settings. These settings adjust quiescent current and output linearity to match varying line conditions and regulatory requirements. The LE87511NQC's bias control is fully static-no clock or timing sequence is required.
Is the LE87511NQC RoHS compliant and lead-free?
Yes, the LE87511NQC is RoHS compliant and offered in a lead-free (GREEN) variant, as confirmed by Microsemi's packaging documentation and distributor listings. The QFN-16 package uses matte tin surface finish and meets JEDEC J-STD-020 moisture sensitivity level 3 (MSL3) requirements.
What thermal management considerations apply to the LE87511NQC in continuous operation?
The LE87511NQC's 4×4 mm QFN package includes an exposed thermal pad (EP) that must be soldered to a dedicated PCB copper pour for effective heat dissipation. Thermal resistance (θJA) is 42°C/W with proper layout; derating is recommended above 70°C ambient. The LE87511NQC's HV30 SOI process inherently reduces self-heating compared to standard CMOS line drivers.
LE87511NQC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 16-VQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Line Driver
- Interface:
- -
- Number of Circuits:
- 1
- Voltage - Supply:
- -
- Current - Supply:
- -
- Power (Watts):
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LE87511NQC FAQ
1.How can I place an order for LE87511NQC through Aetrix?
Please submit a Request for Quotation (RFQ) for LE87511NQC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LE87511NQC reliable?
The price and inventory of LE87511NQC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LE87511NQC is usually 5 days.
3.What payment methods are accepted for LE87511NQC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LE87511NQC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LE87511NQC?
LE87511NQC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LE87511NQC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LE87511NQC?
For technical support, including LE87511NQC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LE87511NQC requirements.
6.How does Aetrix verify that LE87511NQC is sourced from the original manufacturer or authorized distributors?
All LE87511NQC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LE87511NQC meets industry standards.
7.What is the process for return or replacement of LE87511NQC?
All LE87511NQC units undergo pre-shipment inspection (PSI). If there is an issue with LE87511NQC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LE87511NQC part is unused and in its original packaging.
Return procedure for LE87511NQC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LE87511NQC Tags

-
LMC567CMX/NOPB
Texas Instruments

-
LM567CMX/NOPB
Texas Instruments

-
LM567CM/NOPB
Texas Instruments

-
VSC8531XMW-02
Microchip Technology

-
VSC8531XMW-05
Microchip Technology

-
GPY115C0VI
MaxLinear, Inc.
-
SI32185-A-FMR
Skyworks Solutions Inc.
-
VSC8541XMV-05
Microchip Technology

-
SI32178-B-FM1R
Skyworks Solutions Inc.

-
GPY215C0VI
MaxLinear, Inc.

-
CPC7514ZTR
Littelfuse Inc.

-
VSC8502XML-03
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
