My Inquiry
My Account
STMicroelectronics LEO3910PDT-D
- Part No.:
- LEO3910PDT-D
- Manufacturer:
- STMicroelectronics
- Package:
- 20-PowerSOIC (0.433", 11.00mm Width)
- Datasheet:
-
LEO3910PDT-D.pdf
- Description:
- POWERSO 20 .43 SLUG DOWN
- Quantity:
- Payment:
- Shipping:
Inventory:1,665
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LEO3910PDT-D from STMicroelectronics is a rad-hard, adjustable positive low-dropout linear voltage regulator in Power-SO20 package, delivering up to 2 A output current with dropout as low as 0.35 V @ 400 mA. It operates from 3–12 V input, regulates output from 1.23–9 V, and features inhibit control, overcurrent/overtemperature protection, and radiation tolerance (50 krad(Si) TID, SEL-free up to 62 MeV·cm²/mg). Designed for FPGA/MPU power in LEO satellites.
For engineers reviewing the LEO3910PDT-D datasheet, LEO3910PDT-D pinout, LEO3910PDT-D application, or LEO3910PDT-D equivalent, this page delivers verified radiation-hardened LDO specifications, thermal performance (RthJC < 2 °C/W), space-grade outgassing compliance (RML = 0.06%, CVCM = 0.00%), and precise current-limiting configuration via ISC pin.
Technical Context
The LEO3910PDT-D integrates a PNP series pass element controlled by a temperature-compensated bandgap reference amplifier, enabling stable adjustable regulation across -40 °C to +125 °C. Its ADJ pin accepts external resistor divider feedback (R1/R2), while INH pin provides TTL-compatible ON/OFF control with internal pull-down.
Overcurrent protection uses an adjustable ISC pin interface with 1.6× scaling factor (ISHADJ = IOLIM × 1.6) and OCM pin outputs 0.4 V during fault conditions. Thermal shutdown activates at ~175 °C with hysteresis (~135 °C restart), and the exposed EP pad (pins 1/10/11/20) must be grounded for optimal thermal dissipation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 2 A max continuous - supports FPGA/ASIC core rails without derating in LEO thermal vacuum |
| Dropout voltage | 0.35 V @ 400 mA - enables high-efficiency regulation with minimal headroom at low load |
| Radiation tolerance | 50 krad(Si) TID, SEL immune up to 62 MeV·cm²/mg - qualified for unshielded LEO mission durations |
| Thermal resistance | RthJC < 2 °C/W - allows >15 W junction-to-case power dissipation with proper slug-down heatsinking |
| Outgassing | RML = 0.06%, CVCM = 0.00% - meets ST LEO spec (RML < 1%, CVCM < 0.1%) for vacuum stability |
| Input voltage range | 3 V to 12 V - compatible with regulated bus architectures in satellite power distribution units |
| Adjustable output | 1.23 V to 9 V via R1/R2 divider - supports multiple core/logic voltage domains from single regulator |
Pinout & Package
Package: Power-SO20 slug-down (EP exposed pad), RoHS-compliant NiPdAu lead finish, optimized for low RthJC and space-grade reliability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EP (pins 1, 10, 11, 20) | Exposed thermal pad | Internally connected to GND; must be soldered to PCB ground plane for thermal management & EMI control |
| VO (pins 4, 6) | Regulated output | Must interconnect all VO pins externally to reduce impedance and ensure current sharing |
| VI (pin 5) | Input supply | Accepts 3–12 V; requires ≥10 µF input capacitor close to pin for stability |
| ADJ (pin 19) | Feedback reference | Sets output voltage via R1/R2 divider; R1 ≤ 10 kΩ ensures <0.2% error under all conditions |
| ISC (pin 7) | Current limit adjust | Resistor between ISC and VI sets IOLIM; scaling factor 1.6 accounts for process/temp/radiation drift |
| INH (pin 17) | Inhibit control | Logic-low enables output; logic-high disables (internal pull-down allows floating if unused) |
| OCM (pin 12) | Overcurrent monitor | Sinks 10 mA at 0.4 V during fault; otherwise pulled to VI - enables system-level fault logging |
| GND (pin 16) | Ground reference | Common return for ADJ, ISC, INH, OCM; must tie to EP pad via low-inductance path |
Key Features
| Feature | Design Value |
|---|---|
| Rad-hard plastic construction | Qualified per ST-LEO spec: 50 krad(Si) TID, TNID immune at 3.1×10¹¹ p/cm², SEL-free up to 62 MeV·cm²/mg |
| Low-noise regulation | 40 µVrms/V output noise (10 Hz–100 kHz) - minimizes jitter in clock-sensitive FPGA/MPU domains |
| High PSRR | 50 dB supply rejection at 33 kHz - suppresses switching noise from upstream DC/DC converters |
| Adjustable current limiting | IOLIM programmable from 0.8–2 A via ISC pin - enables precise load protection without external sense resistors |
| Space-grade materials | Whisker-free NiPdAu plating, gold bond wires, ASTM E595 outgassing (RML=0.06%, CVCM=0.00%) |
Applications
| LEO Satellite Power Distribution | FPGA Core Voltage Regulation |
|---|---|
|
Use Scenario: Primary power regulation for payload electronics in low-Earth orbit spacecraft, operating continuously under thermal cycling (-40 °C to +125 °C) and proton irradiation. IC Role / Device Role / Timing Role: Adjustable LDO providing clean, stable 1.2 V–1.8 V core rails to radiation-tolerant FPGAs during orbital day/night transitions. Use Value: Radiation immunity eliminates need for shielding mass; low dropout preserves battery life during eclipse periods. |
Use Scenario: Point-of-load regulation for Xilinx Kintex/Virtex or Microchip RT PolarFire FPGA core supplies in on-board computing modules. IC Role / Device Role / Timing Role: Low-noise, high-PSRR voltage source ensuring timing margin integrity for 300+ MHz fabric clocks and transceivers. Use Value: 40 µVrms/V noise and 50 dB PSRR prevent bit errors in high-speed SerDes links under DC/DC ripple. |
| Rad-Hard MCU Power Supply | ASIC Power Management in Harsh Environments |
|
Use Scenario: Powering LEON3/4 or RH-e2v ARM-based rad-hard microcontrollers in attitude control subsystems. IC Role / Device Role / Timing Role: Inhibit-controlled LDO enabling safe power sequencing during safe-mode entry and reset recovery. Use Value: INH pin allows deterministic shutdown without software intervention; OCM pin reports fault status to watchdog circuitry. |
Use Scenario: Regulating analog/digital supplies for mixed-signal ASICs in scientific instrument payloads (e.g., spectrometers, imagers). IC Role / Device Role / Timing Role: Dual-rail LDO (via separate R1/R2 networks) delivering isolated 3.3 V I/O and 1.2 V core voltages with remote sensing. Use Value: Kelvin sensing compensates for PCB trace IR drop; ADJ pin decoupling (47 nF) maintains regulation accuracy under dynamic load steps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar rad-hard LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL70001ASEH | Higher dropout (0.5 V @ 2 A), lower radiation tolerance (30 krad(Si)), no ISC-adjustable current limit | Requires larger input headroom; lacks programmable overcurrent protection for load-side fault isolation | Choose when absolute lowest cost is prioritized over current-limit flexibility and extended TID margin |
| UA78L33QML-SP | Fixed 3.3 V output, no ADJ/ISC/INH pins, lower max current (0.1 A), older bipolar process | Cannot support multi-voltage FPGA/ASIC systems; unsuitable for dynamic load protection or sequencing | Choose only for legacy 3.3 V logic rail replacement where adjustability and 2 A capability are unnecessary |
Compared with ISL70001ASEH and UA78L33QML-SP, the LEO3910PDT-D uniquely combines 2 A adjustable output, radiation-hardened design (50 krad/Si), and pin-programmable current limiting - enabling compact, reconfigurable, and fault-resilient power architecture for modern LEO platforms.
Availability
LEO3910PDT-D is available at Aetrix Electronics and suitable for LEO satellite power distribution, FPGA core voltage regulation, and rad-hard MCU supply requiring stable component supply across extended temperature and radiation environments.
Supply support for LEO3910PDT-D includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and aerospace-grade ICs, with deep expertise in radiation-hardened analog and power management solutions.
The LEO3910 belongs to ST's space-grade LEO product line, engineered specifically for low-Earth orbit missions where radiation tolerance, outgassing control, and long-term reliability under thermal cycling are non-negotiable design requirements.
FAQ
What is the maximum allowable input voltage for LEO3910PDT-D?
The absolute maximum DC input voltage is 14 V, but the recommended operating range is 3 V to 12 V per DS13691 Rev 4. Exceeding 12 V reduces safety margin against transient overvoltage events and may accelerate parametric drift under radiation exposure. Operation above 12 V voids radiation qualification guarantees.
How is output voltage adjusted using the ADJ pin?
Output voltage is set by an external resistor divider: VO = 1.23 V × (R1 + R2)/R1, where R1 connects ADJ to GND and R2 connects VO to ADJ. R1 must not exceed 10 kΩ to maintain <0.2% regulation error, and minimum divider current must be ≥0.5 mA to ensure stable no-load operation.
Can the LEO3910PDT-D be used without connecting the exposed pad (EP)?
No - the EP pad (pins 1/10/11/20) must be soldered to a thermally robust PCB ground plane. Its RthJC < 2 °C/W rating assumes direct thermal conduction through the slug; omitting EP connection raises junction temperature by >60 °C at 2 A, risking thermal shutdown and violating radiation lifetime models.
What does "SEL-free up to 62 MeV·cm²/mg" mean for system design?
It certifies that the LEO3910PDT-D will not experience destructive Single-Event Latchup under heavy-ion bombardment up to that Linear Energy Transfer (LET) threshold - eliminating need for external latchup protection circuits or system resets due to ion strikes in LEO proton belts.
LEO3910PDT-D Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 20-PowerSOIC (0.433", 11.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 12V
- Voltage - Output (Min/Fixed):
- 1.23V
- Voltage - Output (Max):
- 9V
- Voltage Dropout (Max):
- 1.5V @ 2A
- Current - Output:
- 2A
- Current - Quiescent (Iq):
- 6 mA
- Current - Supply (Max):
- -
- PSRR:
- 50dB (33kHz)
- Control Features:
- Inhibit
- Protection Features:
- Antisaturation, Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerSO-20
LEO3910PDT-D FAQ
1.How can I place an order for LEO3910PDT-D through Aetrix?
Please submit a Request for Quotation (RFQ) for LEO3910PDT-D on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LEO3910PDT-D reliable?
The price and inventory of LEO3910PDT-D are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LEO3910PDT-D is usually 5 days.
3.What payment methods are accepted for LEO3910PDT-D?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LEO3910PDT-D transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LEO3910PDT-D?
LEO3910PDT-D orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LEO3910PDT-D order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LEO3910PDT-D?
For technical support, including LEO3910PDT-D datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LEO3910PDT-D requirements.
6.How does Aetrix verify that LEO3910PDT-D is sourced from the original manufacturer or authorized distributors?
All LEO3910PDT-D products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LEO3910PDT-D meets industry standards.
7.What is the process for return or replacement of LEO3910PDT-D?
All LEO3910PDT-D units undergo pre-shipment inspection (PSI). If there is an issue with LEO3910PDT-D, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LEO3910PDT-D part is unused and in its original packaging.
Return procedure for LEO3910PDT-D:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LEO3910PDT-D Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
