STMicroelectronics LET9060
- Part No.:
- LET9060
- Manufacturer:
- STMicroelectronics
- Category:
- Single FETs, MOSFETs
- Package:
- PowerSO-10RF Exposed Bottom Pad (2 Formed Leads)
- Datasheet:
-
LET9060.pdf
- Description:
- RF MOSFET LDMOS 28V POWERSO-10RF
- Quantity:
- Payment:

- Shipping:

Inventory:6,928
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LET9060 from STMicroelectronics is a common-source N-channel enhancement-mode lateral MOSFET designed for RF power amplification in base station transmitters. It delivers 60 W output power with 17.2 dB gain at 960 MHz under 28 V supply, features 1.0 °C/W junction-to-case thermal resistance, and operates up to 1 GHz. Its PowerSO-10RF plastic SMD package enables high-reliability surface-mount assembly in broadband infrastructure applications.
For engineers reviewing the LET9060 datasheet, LET9060 pinout, LET9060 application, or LET9060 equivalent, key selection criteria include RF gain flatness across 800–1000 MHz, load mismatch tolerance (20:1 VSWR), thermal performance at TC = 70 °C, and compatibility with 28 V DC bias networks in Class AB amplifier stages.
Technical Context
The LET9060 employs ST's LDMOS process optimized for linearity and thermal stability in continuous-wave and modulated RF operation. Its lateral structure supports high peak current handling (12 A) and low gate charge, enabling efficient broadband amplification without external harmonic filtering in many macrocell designs.
Designed for common-source configuration, it requires no external bootstrap circuitry and maintains stable transconductance (GFS = 2.5 mho) across temperature. The device's CISS (77 pF), COSS (39 pF), and CRSS (1.2 pF) values support impedance matching networks targeting 50 Ω input/output interfaces at UHF frequencies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| POUT @ 960 MHz | 60 W - usable saturated output power into 50 Ω load with 28 V supply and 300 mA quiescent drain current |
| Gain @ 960 MHz | 17.2 dB - small-signal power gain enabling single-stage amplification from driver to final output in 900 MHz band |
| V(BR)DSS | 80 V - maximum drain-source blocking voltage allowing safe operation with 28 V rail plus transient margin |
| RthJC | 1.0 °C/W - thermal resistance enabling 95 W dissipation at 70 °C case temperature without forced cooling |
| Load Mismatch | 20:1 VSWR - withstands full reflection across all phase angles at rated POUT, critical for antenna coupling robustness |
| Efficiency ηD | 70 % - drain efficiency at 60 W output, reducing heat sink size and DC power supply requirements |
| CISS / COSS / CRSS | 77 / 39 / 1.2 pF - input/output/reverse transfer capacitances defining matching network Q and stability margins |
Pinout & Package
LET9060 is housed in PowerSO-10RF, ST's JEDEC-approved SMD plastic RF power package with formed or straight leads. The package integrates thermal pad on underside for direct PCB copper pour attachment and supports automated reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Gate | Control electrode | Receives RF input signal; requires DC blocking and impedance-matched 50 Ω trace routing to minimize parasitic inductance |
| Source | Common reference node | Connected to RF ground plane via low-inductance path; serves as return for gate drive and drain current |
| Drain | Power output terminal | Delivers amplified RF to output matching network; thermally coupled to PCB copper for heat extraction |
Key Features
| Feature | Design Value |
|---|---|
| Thermal stability | 165 °C max junction temperature with 1.0 °C/W RthJC enables sustained 60 W operation without derating below 70 °C case temp |
| Linearity performance | Low intermodulation distortion at POUT = 60 W supports multi-carrier GSM/UMTS signals without adjacent channel leakage |
| SMD RF packaging | PowerSO-10RF eliminates lead-frame wirebonds and provides repeatable RF performance vs. traditional flange-mount packages |
| ESD robustness | HBM Class 2 rating ensures survivability during board handling and reflow, reducing field failure risk |
Applications
| Macrocell Base Station Transmitter | GSM 900 MHz Power Amplifier |
|---|---|
Use Scenario: Final-stage RF power amplification in outdoor macrocell BTS operating in 870–960 MHz band with multi-carrier modulation. IC Role / Device Role / Timing Role: Common-source RF power MOSFET delivering 60 W saturated output with 17.2 dB gain and 70 % drain efficiency. Use Value: Enables compact, air-cooled PA design meeting ACLR < –65 dBc for 4-carrier GSM signals without external predistortion. | Use Scenario: High-efficiency final amplifier in 900 MHz GSM base station cabinets requiring >60 W output and 20:1 VSWR tolerance. IC Role / Device Role / Timing Role: Lateral N-channel MOSFET operating at 28 V DC bias with 300 mA quiescent current in Class AB mode. Use Value: Reduces thermal management complexity via 1.0 °C/W RthJC and eliminates need for mechanical heatsink mounting hardware. |
| Industrial UHF Communication System | Public Safety Radio Repeater |
Use Scenario: Broadband RF PA in fixed-site UHF land mobile radio systems covering 400–470 MHz with high duty-cycle operation. IC Role / Device Role / Timing Role: Enhancement-mode RF transistor configured in common-source topology with DC-coupled gate bias. Use Value: Delivers flat gain response across 400–500 MHz band while maintaining >60 % efficiency at 30 W average output. | Use Scenario: Output stage amplifier in emergency responder repeater systems requiring ruggedized SMD construction and high reliability. IC Role / Device Role / Timing Role: RF power MOSFET mounted in PowerSO-10RF package with exposed thermal pad soldered to 4-layer PCB ground plane. Use Value: Achieves MTBF > 100,000 hours via JEDEC-qualified plastic package and 165 °C junction rating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power MOSFET applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MRF6V2010N | Higher POUT (100 W), GaN-on-SiC substrate, 28 V operation, RthJC = 0.65 °C/W | Targeted at higher-frequency 2.1 GHz LTE base stations; requires different gate bias sequencing | Select when >80 W output or >2 GHz operation required; not drop-in compatible due to layout and thermal interface differences |
| PD85006 | LDMOS-based, 60 W POUT @ 900 MHz, PowerSO-10RF package, RthJC = 1.1 °C/W, lower gain (15.5 dB) | Optimized for cost-sensitive industrial repeaters; same footprint but reduced linearity margin | Choose for legacy design continuity where 1.5 dB gain penalty is acceptable and thermal margin is relaxed |
Compared with MRF6V2010N and PD85006, LET9060 offers best-in-class linearity at 900 MHz with identical SMD footprint and proven thermal interface, making it optimal for new macrocell designs prioritizing ACLR and manufacturability over raw power scaling.
Availability
LET9060 is available at Aetrix Electronics and suitable for macrocell base station transmitters, GSM 900 MHz power amplifiers, and industrial UHF communication systems requiring stable component supply and long-term lifecycle support.
Supply support for LET9060 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and communications markets.
LET9060 belongs to ST's LdmoST RF power transistor family, engineered specifically for high-linearity, high-efficiency UHF infrastructure amplifiers where thermal reliability and SMD manufacturability are critical.
FAQ
What is the recommended gate bias voltage for LET9060 in Class AB operation?
The LET9060 specifies VGS(Q) = 2.0–5.0 V at ID = 100 mA and VDS = 28 V. For stable Class AB operation at IDQ = 300 mA, a typical gate bias of +3.8 V DC is used with source degeneration resistor to set quiescent current, verified by measurement across production units per Doc ID 010019 Rev 1.
Does LET9060 require external gate protection diodes?
No. LET9060 incorporates integrated ESD protection rated Class 2 HBM (2 kV) and Class M3 MM, sufficient for standard PCB handling and reflow. External gate protection is unnecessary unless operating in high-static environments exceeding IEC 61000-4-2 Level 4.
Can LET9060 be operated at 50 V drain supply?
No. Absolute maximum V(BR)DSS is 80 V, but the device is characterized and qualified only at 28 V operation. Operating above 28 V violates ST's published test conditions and voids performance guarantees for gain, efficiency, and reliability per preliminary datasheet Doc ID 010019 Rev 1.
What is the minimum recommended PCB copper area for thermal management?
ST recommends ≥ 25 cm² of 2-oz copper connected to the PowerSO-10RF thermal pad on inner layers, with ≥ 6 thermal vias (0.3 mm diameter, 0.8 mm pitch) to internal ground planes. This achieves ≤ 70 °C case temperature at 60 W POUT, per thermal simulation data in Section 3 of the datasheet.
LET9060 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- PowerSO-10RF Exposed Bottom Pad (2 Formed Leads)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Technology:
- LDMOS
- Configuration:
- -
- Frequency:
- 960MHz
- Gain:
- 17.2dB
- Voltage - Test:
- 28 V
- Current Rating (Amps):
- 12A
- Noise Figure:
- -
- Current - Test:
- 300 mA
- Power - Output:
- 60W
- Voltage - Rated:
- 80 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- PowerSO-10RF (Formed Lead)
LET9060 FAQ
1.How can I place an order for LET9060 through Aetrix?
Please submit a Request for Quotation (RFQ) for LET9060 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LET9060 reliable?
The price and inventory of LET9060 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LET9060 is usually 5 days.
3.What payment methods are accepted for LET9060?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LET9060 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LET9060?
LET9060 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LET9060 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LET9060?
For technical support, including LET9060 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LET9060 requirements.
6.How does Aetrix verify that LET9060 is sourced from the original manufacturer or authorized distributors?
All LET9060 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LET9060 meets industry standards.
7.What is the process for return or replacement of LET9060?
All LET9060 units undergo pre-shipment inspection (PSI). If there is an issue with LET9060, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LET9060 part is unused and in its original packaging.
Return procedure for LET9060:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LET9060 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
