Texas Instruments LF298M
- Part No.:
- LF298M
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LF298M.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,309
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF298M from Texas Instruments is a monolithic BI-FET sample-and-hold IC operating as a unity-gain follower with 0.002% typical DC gain accuracy, ≤10 µs acquisition time to 0.1%, and 0.5 mV typical hold step (Ch = 0.01 µF). It functions in precision data acquisition systems where analog signal capture must maintain ultrahigh DC accuracy under ±15 V supplies.
For engineers reviewing the LF298M datasheet, LF298M pinout, LF298M application, or LF298M equivalent, key selection considerations include hold capacitor leakage (<100 pA), input impedance (1010 Ω), feedthrough attenuation (96 dB at 1 kHz), logic compatibility (TTL/PMOS/CMOS), and thermal-limited junction temperature (115°C).
Technical Context
The LF298M uses a bipolar input stage for low offset voltage and wide bandwidth, enabling stable inclusion inside the feedback loop of 1-MHz op-amps. Its P-channel JFET–bipolar output stage achieves droop rates as low as 5 mV/min with a 1-µF hold capacitor while suppressing high-temperature instability.
Logic control is fully differential with 1.4 V threshold, supporting direct TTL/PMOS/CMOS interfacing. Input offset adjustment is performed via a dedicated pin without degrading drift performance, and no feedthrough occurs from input to output in hold mode-even with input signals at supply rails.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±5 V to ±18 V - supports industrial dual-rail systems without level-shifting |
| Acquisition Time (0.1%) | ≤10 µs (Ch = 0.01 µF) - enables sampling of signals up to ~100 kHz effective bandwidth |
| Hold Step (Typical) | 0.5 mV (Ch = 0.01 µF, VOUT = 0) - defines minimum resolvable DC voltage change in hold state |
| Input Impedance | 1010 Ω - allows direct interface with high-impedance sensors (e.g., piezoelectric, photodiode transimpedance outputs) |
| Leakage Current (Hold Mode) | 30–100 pA - determines minimum usable hold capacitor value for <1 LSB droop over conversion intervals |
| Gain Accuracy (DC) | 0.002% typical - ensures sub-10 ppm linearity error in precision measurement front-ends |
| Feedthrough Attenuation | 96 dB at 1 kHz - suppresses logic-edge coupling into held analog output during switching |
Pinout & Package
LF298M is packaged in a 14-pin SOIC (D package), 8.65 mm × 3.91 mm body size, with exposed pad not present and standard JEDEC-compliant footprint.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | V+ | Positive supply rail connection - must be decoupled locally to minimize noise injection into high-impedance analog path |
| 3 | INPUT | Analog signal input node - high-impedance bipolar stage accepts signals within ±15 V range (±VS – 3.5 V) |
| 4 | V− | Negative supply rail connection - symmetric dual supply required for full dynamic range operation |
| 5 | OUTPUT | Unity-gain buffered output - low 0.5–2 Ω impedance in hold mode enables direct drive of ADC inputs or downstream buffers |
| 6 | Ch | External hold capacitor terminal - connects to precision film capacitor (e.g., polypropylene); value trades acquisition speed vs. droop rate |
| 7 | LOGIC REFERENCE | Differential logic reference node - sets common-mode baseline for logic threshold; tied to ground in most TTL/CMOS designs |
| 8 | LOGIC | Sample/Hold control input - pulled high relative to LOGIC REFERENCE to sample; low to hold; 1.4 V differential threshold |
| 14 | OFFSET ADJUST | DC offset nulling terminal - connected to wiper of 1-kΩ potentiometer between V+ and ground for <3 mV input offset trim |
Key Features
| Feature | Design Value |
|---|---|
| BI-FET process architecture | Combines bipolar input for low offset/bandwidth with JFET output for low droop/noise - eliminates MOS thermal instability |
| Differential logic interface | 1.4 V threshold with ±30 V differential tolerance - enables robust operation across logic families without external level shifters |
| No feedthrough in hold mode | Complete isolation between INPUT and OUTPUT when LOGIC is low - prevents corruption of held value by fast input transients |
| Input offset adjust without drift penalty | Single-pin trimming maintains <5 mV full-temperature-range offset - critical for uncalibrated embedded instrumentation |
| High supply rejection (80–110 dB) | Maintains accuracy despite ripple on ±15 V rails - reduces need for ultra-low-noise linear regulators in DAQ power design |
Applications
| DC and AC Zeroing | Ramp Generators With Variable Reset Level |
|---|---|
Use Scenario: Nulling sensor offsets in strain gauge bridges or thermocouple amplifiers before digitization. IC Role / Device Role / Timing Role: Precision zero-reference generator using OFFSET ADJUST and LOGIC-controlled hold to freeze calibration point. Use Value: Enables sub-mV baseline correction without software compensation or external DACs. |
Use Scenario: Generating programmable sawtooth waveforms for laser scanning or VCO tuning. IC Role / Device Role / Timing Role: Sample-and-hold acting as resettable integrator core - INPUT driven by constant current, OUTPUT held at peak then discharged. Use Value: Achieves <0.01% linearity over decades of frequency sweep due to 0.002% gain accuracy. |
| Integrators With Programmable Reset Level | Synchronous Correlators |
Use Scenario: Building adaptive filter stages in lock-in amplifiers where integration window must be precisely timed. IC Role / Device Role / Timing Role: Integrator output sampled at exact phase zero-crossing; held for synchronous demodulation. Use Value: Reduces phase-dependent error to <1 mV via 0.5 mV typical hold step and 10 µs aperture time. |
Use Scenario: Extracting weak periodic signals buried in noise (e.g., biomedical EEG, RF envelope detection). IC Role / Device Role / Timing Role: Holds reference waveform segment synchronized to incoming signal for analog multiplication. Use Value: Delivers >96 dB feedthrough rejection at 1 kHz - preserves correlation SNR without digital post-processing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N | PDIP-8 package; wider temp range (0°C to +70°C vs. −25°C to +85°C); higher max hold step (2.5 mV typ) | Preferred for through-hole prototyping and commercial-grade instrumentation with relaxed temp requirements | Select LF398N when board space permits larger PDIP and ambient temperature stays above −25°C |
| LF198N | Military-grade (−55°C to +125°C); TO-99 metal can; lower input bias current (25 nA typ vs. 50 nA) | Required for aerospace, defense, or extended-temperature industrial control where reliability exceeds commercial specs | Choose LF198N only when MIL-STD-38510 compliance or operation below −25°C is mandatory |
Compared with LF398N and LF198N, the LF298M offers the optimal balance of SOIC packaging density, 85°C upper ambient limit, and 0.5 mV hold step - making it the default choice for modern surface-mount data acquisition modules requiring production scalability and thermal margin.
Availability
LF298M is available at Aetrix Electronics and suitable for precision data acquisition systems, automated test equipment, and industrial process monitoring requiring stable component supply across multi-year production cycles.
Supply support for LF298M includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in precision signal chain components.
The LFx98x product line was designed specifically for high-fidelity sample-and-hold applications in test & measurement, medical instrumentation, and radar signal conditioning - prioritizing DC accuracy, low droop, and logic interoperability over cost or integration density.
FAQ
What is the maximum recommended hold capacitor value for LF298M to maintain ≤10 µs acquisition time?
The LF298M achieves ≤10 µs acquisition time to 0.1% with a 0.01 µF hold capacitor. Increasing capacitance slows acquisition: at 0.1 µF, acquisition extends to ~20 µs per datasheet Section 6.4. For fastest settling, use 1000 pF–0.01 µF film capacitors (polypropylene preferred). Larger values improve droop but degrade speed - always verify against actual signal slew rate.
Can LF298M operate with single-supply configurations?
No, LF298M requires dual symmetric supplies (±5 V to ±18 V) as specified in Absolute Maximum Ratings and Recommended Operating Conditions. Its bipolar input stage and internal biasing depend on balanced rails. Attempting single-supply operation violates the −VS + 3.5 V ≤ VIN ≤ +VS − 3.5 V input range and risks latch-up or undefined behavior.
How does LF298M handle logic signals from 3.3-V CMOS microcontrollers?
LF298M accepts 3.3-V CMOS logic directly: its differential logic threshold is 1.4 V, and the LOGIC pin tolerates input voltages up to ±30 V relative to LOGIC REFERENCE. Tie LOGIC REFERENCE to ground, and drive LOGIC with 0 V / 3.3 V - the 1.4 V threshold ensures clean transition without external resistors or level shifters.
What is the purpose of the OFFSET ADJUST pin on LF298M, and how is it configured?
The OFFSET ADJUST pin on LF298M trims input offset voltage to <3 mV using a 1-kΩ potentiometer: connect one end to V+, the other to ground via a resistor (set for ~0.6 mA total current), and the wiper to OFFSET ADJUST. This adjustment does not degrade temperature drift - a key advantage over amplifier-based nulling circuits. Full procedure is in Section 9.1.2 of the datasheet.
Why does LF298M specify different junction temperature limits than LF198N or LF398N?
LF298M has a maximum junction temperature (TJMAX) of 115°C, lower than LF198N (150°C) and higher than LF398N (100°C), reflecting its SOIC package's thermal resistance (RθJA = 80.6°C/W). This rating ensures reliable operation at 85°C ambient with proper PCB copper area - exceeding commercial-grade requirements while avoiding military-cost packaging.
LF298M Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 nA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 4.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LF298M FAQ
1.How can I place an order for LF298M through Aetrix?
Please submit a Request for Quotation (RFQ) for LF298M on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF298M reliable?
The price and inventory of LF298M are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF298M is usually 5 days.
3.What payment methods are accepted for LF298M?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF298M transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF298M?
LF298M orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF298M order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF298M?
For technical support, including LF298M datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF298M requirements.
6.How does Aetrix verify that LF298M is sourced from the original manufacturer or authorized distributors?
All LF298M products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF298M meets industry standards.
7.What is the process for return or replacement of LF298M?
All LF298M units undergo pre-shipment inspection (PSI). If there is an issue with LF298M, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF298M part is unused and in its original packaging.
Return procedure for LF298M:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF298M Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
