Texas Instruments LF298MX
- Part No.:
- LF298MX
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LF298MX.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF298MX from Texas Instruments is a monolithic BI-FET sample-and-hold IC operating as a unity-gain follower with 0.002% typical DC gain accuracy, ≤10 µs acquisition time to 0.1%, and 0.5 mV typical hold step (Ch = 0.01 µF). It functions in precision data acquisition systems where signal capture stability, low droop, and high input impedance (1010 Ω) are critical - such as in high-resolution ADC front-ends and analog computing circuits.
For engineers reviewing the LF298MX datasheet, LF298MX pinout, LF298MX application, or LF298MX equivalent, key selection considerations include its ±5-V to ±18-V dual-supply operation, differential TTL/CMOS-compatible logic interface (1.4 V threshold), SOIC-14 package thermal profile (RθJA = 80.6°C/W), and guaranteed performance over –25°C to +85°C ambient.
Technical Context
The LF298MX uses a bipolar input stage combined with P-channel JFET output devices to achieve low offset voltage (≤3 mV typ), wide bandwidth (enabling stable inclusion inside 1-MHz op-amp feedback loops), and low hold-mode droop (5 mV/min with 1 µF capacitor). Its BI-FET architecture ensures input characteristics remain unchanged during hold mode and eliminates feedthrough even at rail-to-rail input signals.
Logic control is fully differential: LOGIC and LOGIC REFERENCE pins define sample/hold state via a 1.4 V threshold; acquisition is triggered when LOGIC exceeds LOGIC REFERENCE by ≥1.4 V. Input offset is trimmed externally via a single OFFSET ADJUST pin without degrading drift performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±5 V to ±18 V - supports industrial and test equipment rails without level-shifting. |
| Acquisition Time (to 0.1%) | 20 µs (Ch = 0.01 µF) - enables sampling of signals up to ~50 kHz effective bandwidth. |
| Hold Step Error | 0.5 mV typical (Ch = 0.01 µF, VOUT = 0) - sets baseline for 12-bit+ system accuracy. |
| Input Impedance | 1010 Ω - allows direct interfacing with high-impedance sensors without loading error. |
| Gain Accuracy | 0.002% typical - ensures <1 LSB error in 16-bit ADC systems with unity-gain configuration. |
| Leakage Current (Hold Mode) | 30–100 pA (25°C) - determines minimum usable hold capacitor value for long-duration holds. |
| Feedthrough Attenuation | 86–96 dB at 1 kHz - suppresses logic switching noise coupling into held analog output. |
Pinout & Package
LF298MX is housed in a 14-pin SOIC (D package), 8.65 mm × 3.91 mm body size, with exposed pad not specified. Thermal resistance is RθJA = 80.6°C/W under standard board-mount conditions (400 LF/min airflow).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive supply | Accepts +5 V to +18 V; powers internal bipolar and JFET stages. |
| OFFSET ADJUST | Analog offset compensation | Connects to external potentiometer for trimming input offset without affecting drift. |
| INPUT | Analog signal input | High-impedance node (1010 Ω); accepts rail-to-rail signals within ±(VS − 3.5 V). |
| V− | Negative supply | Accepts −5 V to −18 V; symmetrical dual supply required for full performance. |
| OUTPUT | Analog output | Low-impedance buffer (0.5–2 Ω in hold mode); drives 10 kΩ loads with minimal settling error. |
| Ch | Hold capacitor connection | Direct attachment point for external capacitor (0.001–1 µF typical); defines acquisition speed and droop rate. |
| LOGIC REFERENCE | Differential logic reference | Common-mode reference for LOGIC pin; sets 1.4 V differential threshold for sample/hold transition. |
| LOGIC | Sample/Hold control input | Differential logic input: HIGH relative to LOGIC REFERENCE = sample mode; LOW = hold mode. |
| NC | No connect | Pins 2, 4, 5, 6, 9, 13 - electrically isolated; must be left unconnected or grounded per layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| BI-FET process architecture | Combines bipolar input stage (low offset, wide bandwidth) with JFET output (low noise, low droop, no high-temp instability). |
| Unity-gain follower operation | Enables direct use without external gain-setting resistors; maintains 0.002% gain accuracy and preserves high input Z. |
| Differential logic interface | Supports TTL, PMOS, CMOS directly (1.4 V threshold); eliminates need for level translators or Schmitt triggers. |
| No feedthrough in hold mode | Input-to-output isolation remains effective even when input swings to ±VS, preventing corruption of held value. |
| Stable inside op-amp feedback loops | Wide bandwidth allows integration into 1-MHz amplifier loops without phase-margin degradation or oscillation. |
Applications
| High-Resolution Data Acquisition | Programmable Integrator Systems |
|---|---|
|
Use Scenario: Capturing slow-varying sensor outputs (e.g., thermocouple, strain gauge) for digitization by a 16-bit SAR ADC with <1 LSB total error budget. IC Role / Device Role: Sample-and-hold front-end that freezes analog voltage prior to ADC conversion, eliminating aperture uncertainty. Use Value: 0.5 mV typical hold step and 30–100 pA leakage enable sub-LSB hold accuracy over 100 ms intervals with 0.1 µF capacitor. |
Use Scenario: Building a digitally controlled integrator where reset level and integration time are programmable via microcontroller GPIO. IC Role / Device Role: Holds reference voltage at integrator summing node during reset phase, enabling precise zeroing independent of op-amp offset. Use Value: Offset adjust pin allows DC zeroing without trimming op-amp; differential logic interface permits synchronous reset timing with digital control signals. |
| Synchronous Correlator Circuits | Ramp Generator with Variable Reset |
|
Use Scenario: Cross-correlating two analog waveforms in real time for time-of-flight measurement in ultrasonic sensing. IC Role / Device Role: Simultaneously samples both input channels on identical clock edges, preserving phase relationship for multiplication-stage alignment. Use Value: Matched acquisition time (<20 µs) and negligible feedthrough (<96 dB) ensure correlation accuracy unaffected by logic switching transients. |
Use Scenario: Generating linear voltage ramps in function generators or laser diode drivers, where ramp start point must be set dynamically. IC Role / Device Role: Holds reset voltage at integrator input; release triggers linear ramp generation with precise initial condition. Use Value: Low input offset (≤3 mV) and high DC accuracy prevent ramp baseline drift; SOIC-14 package supports compact PCB layout near integrator op-amp. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N | PDIP-8 package; wider temp range (0°C to +70°C vs. –25°C to +85°C); higher max hold step (1–2.5 mV) and input bias current (10–50 nA). | Better suited for commercial-grade bench instruments; less suitable for extended-temperature industrial environments. | Select LF398N only if PDIP-8 footprint and lower cost outweigh need for extended temperature range and tighter DC specs. |
| LF198AN | Military-grade (–55°C to +125°C); tighter offset (1 mV typ), gain error (0.002% typ), and hold step (0.5 mV typ); TO-99 or PDIP-8 only. | Required for aerospace, defense, or high-reliability systems where extended temperature and radiation tolerance matter. | Choose LF198AN when MIL-STD-38510 compliance, space qualification (JM38510), or extreme temperature operation is mandatory. |
Compared with LF398N and LF198AN, the LF298MX offers the optimal balance of industrial temperature range, SOIC-14 surface-mount compatibility, and production-ready DC performance - making it the preferred choice for volume-manufactured test equipment and embedded DAQ modules.
Availability
LF298MX is available at Aetrix Electronics and suitable for high-resolution data acquisition, programmable integrators, synchronous correlators, and ramp generator systems requiring stable component supply across multi-year production cycles.
Supply support for LF298MX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of heritage in precision analog IC design.
The LF298MX belongs to TI's LFx98x monolithic sample-and-hold product line, engineered specifically for high-fidelity signal capture in instrumentation, automated test equipment, and real-time control systems demanding ultrahigh DC accuracy and fast acquisition.
FAQ
What is the maximum recommended hold capacitor value for LF298MX?
The LF298MX supports hold capacitors from 0.001 µF up to 1 µF. Larger values reduce droop rate (e.g., 5 mV/min with 1 µF) but increase acquisition time - 0.01 µF is typical for balancing speed and hold stability. Capacitor dielectric matters: polypropylene or C0G ceramic is preferred to minimize dielectric absorption error; avoid high-hysteresis types like standard ceramics or mylar.
Does LF298MX require external passive components for basic operation?
Yes - LF298MX requires an external hold capacitor (Ch) connected directly to Pin 8, plus a dual ±5 V to ±18 V supply. For DC offset correction, a 1-kΩ potentiometer between V+ and ground (wiper to OFFSET ADJUST) is recommended. No external op-amps or resistors are needed for unity-gain follower operation, but decoupling capacitors (e.g., 0.1 µF ceramic per supply pin) are essential for noise suppression.
Can LF298MX operate with single-supply configurations?
No - LF298MX is designed exclusively for dual ±5 V to ±18 V supplies. Its internal BI-FET architecture and rail-to-rail input capability depend on symmetric positive and negative rails. Single-supply operation is not supported, and attempting it risks damage or undefined behavior. For single-supply sample-and-hold needs, consider purpose-built alternatives like the MAX196 or LTC1098.
What logic families are compatible with LF298MX's LOGIC input?
LF298MX's differential LOGIC input is compatible with TTL, PMOS, and CMOS families. It requires a minimum 1.4 V differential between LOGIC and LOGIC REFERENCE pins for reliable mode switching. For TTL/CMOS (3–7 V logic high), tie LOGIC REFERENCE to ground and drive LOGIC with 0 V / 5 V. For higher-voltage CMOS (7–15 V), use the biasing scheme in Figure 20 of the datasheet to maintain correct threshold referencing.
How does temperature affect LF298MX's hold step and leakage performance?
Hold step remains stable over temperature, but leakage current into the hold capacitor doubles every 11°C rise above 25°C - e.g., 100 pA at 25°C becomes ~200 pA at 36°C. This directly impacts hold-time accuracy: at 85°C ambient, leakage may exceed 500 pA, limiting usable hold duration with small capacitors. Derating curves in Figure 7 of the datasheet should guide thermal design and capacitor selection.
LF298MX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 nA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 4.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LF298MX FAQ
1.How can I place an order for LF298MX through Aetrix?
Please submit a Request for Quotation (RFQ) for LF298MX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF298MX reliable?
The price and inventory of LF298MX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF298MX is usually 5 days.
3.What payment methods are accepted for LF298MX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF298MX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF298MX?
LF298MX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF298MX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF298MX?
For technical support, including LF298MX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF298MX requirements.
6.How does Aetrix verify that LF298MX is sourced from the original manufacturer or authorized distributors?
All LF298MX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF298MX meets industry standards.
7.What is the process for return or replacement of LF298MX?
All LF298MX units undergo pre-shipment inspection (PSI). If there is an issue with LF298MX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF298MX part is unused and in its original packaging.
Return procedure for LF298MX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF298MX Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
