Texas Instruments LF298MX/NOPB
- Part No.:
- LF298MX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LF298MX/NOPB.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,697
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF298MX/NOPB from Texas Instruments is a monolithic BI-FET sample-and-hold IC operating as a unity-gain follower with 0.002% typical DC gain accuracy, ≤10 µs acquisition time to 0.1%, and 0.5 mV typical hold step at 0.01 µF hold capacitance. It supports ±5 V to ±18 V dual supplies and interfaces directly with TTL/CMOS logic for precision data acquisition in instrumentation and test systems.
For engineers reviewing the LF298MX/NOPB datasheet, LF298MX/NOPB pinout, LF298MX/NOPB application, or LF298MX/NOPB equivalent, this page delivers verified electrical parameters, SOIC-14 package mapping, functional mode behavior, real-world application constraints, and validated alternative options - all grounded in TI's SNOSBI3C revision C datasheet.
Technical Context
The LF298MX/NOPB implements a bipolar input stage combined with P-channel JFET output devices to achieve low offset voltage (≤3 mV typ), wide bandwidth (>1 MHz usable in op-amp feedback loops), and ultralow hold capacitor leakage (30–100 pA at 25°C). Its differential logic interface uses a 1.4 V threshold referenced to LOGIC REFERENCE, enabling direct TTL/PMOS/CMOS compatibility without level-shifting.
Functional operation is strictly binary: sample mode (LOGIC > LOGIC REFERENCE by ≥1.4 V) enables output tracking of input via hold capacitor charging/discharging; hold mode (LOGIC < LOGIC REFERENCE by ≥1.4 V) disconnects input and freezes output voltage. Input impedance remains stable at 1010 Ω in both modes, and feedthrough attenuation exceeds 86 dB at 1 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±5 V to ±18 V - supports industrial and test equipment rails without external regulation |
| Acquisition Time (0.1%) | ≤10 µs at Ch = 0.01 µF - enables sampling of signals up to ~100 kHz with minimal settling delay |
| Hold Step | 0.5 mV typical at Ch = 0.01 µF - sets absolute error floor for high-resolution ADC interfacing |
| Input Offset Voltage | 1–3 mV (25°C), ≤5 mV (full temp range) - determines DC accuracy in zero-reference applications |
| Leakage Current (Hold Mode) | 30–100 pA at 25°C - defines minimum droop rate; e.g., 5 mV/min with 1 µF capacitor |
| Gain Error | 0.002% typical, ≤0.02% over temperature - ensures linearity in calibrated measurement paths |
| Feedthrough Attenuation | 86–96 dB at 1 kHz - suppresses logic-edge coupling into analog path during hold transitions |
Pinout & Package
LF298MX/NOPB is housed in a 14-pin SOIC (D package) with nominal body size 8.65 mm × 3.91 mm. Pin 1 is marked with a dot; pin numbering follows standard SOIC convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive supply rail | Accepts +5 V to +18 V; powers internal bipolar and JFET stages |
| OFFSET ADJUST | DC offset compensation node | Connects to wiper of 1-kΩ potentiometer for trimming input offset without degrading drift |
| INPUT | Analog signal input | High-impedance (1010 Ω) node; accepts ±14.5 V range with ±15 V supplies |
| V– | Negative supply rail | Accepts –5 V to –18 V; symmetrical with V+ for bipolar operation |
| OUTPUT | Analog output buffer | Low-impedance (≤2 Ω) source/sink capable of driving 10 kΩ loads in hold mode |
| Ch | Hold capacitor connection | Direct bond to internal 300-Ω series resistor; value selection trades acquisition speed vs. droop |
| LOGIC REFERENCE | Differential logic reference | Sets common-mode baseline for LOGIC pin; must be within ±15 V of supplies |
| LOGIC | Sample/Hold control input | Differential input with 1.4 V threshold; high = sample, low = hold; TTL/CMOS compatible |
| NC | No connect | Pins 2, 4, 5, 6, 9, 13 - electrically isolated; no internal connection |
Key Features
| Feature | Design Value |
|---|---|
| BI-FET process architecture | Combines bipolar input stage (low offset, wide bandwidth) with P-channel JFET output (low noise, low droop) |
| Stable input characteristics in hold mode | Input impedance and offset remain unchanged during hold - eliminates signal-path disturbance |
| Logic-compatible differential input | 1.4 V threshold referenced to LOGIC REFERENCE enables direct TTL/CMOS drive without external biasing |
| High supply rejection ratio | 80–110 dB - maintains output stability despite ripple or noise on ±VS rails |
| Unity-gain follower configuration | DC gain accuracy of 0.002% typical - suitable for precision buffering without external feedback |
Applications
| Instrumentation Amplifier Front-End | High-Speed Data Acquisition System |
|---|---|
|
Use Scenario: Capturing transient waveforms from strain gauges or thermocouples in automated test equipment. IC Role / Device Role / Timing Role: Sample-and-hold front-end synchronizing analog inputs to successive-approximation ADC clock edges. Use Value: 0.5 mV hold step and ≤10 µs acquisition enable 12-bit+ resolution at 100 kSPS without calibration overhead. |
Use Scenario: Digitizing multi-channel sensor outputs in real-time vibration analysis hardware. IC Role / Device Role / Timing Role: Simultaneous hold of multiple channels using synchronized LOGIC inputs for phase-coherent sampling. Use Value: Feedthrough attenuation >86 dB prevents digital switching noise from corrupting adjacent analog channels. |
| Programmable Ramp Generator | DC Zeroing Circuit for Precision DACs |
|
Use Scenario: Generating variable-slope voltage ramps for laser diode current control in optical modules. IC Role / Device Role / Timing Role: Integrator reset point controlled via HOLD command to define ramp start voltage. Use Value: Low output impedance (≤2 Ω) and high slew rate allow fast ramp initiation without overshoot. |
Use Scenario: Nulling offset errors in 16-bit DAC output stages used in medical imaging power supplies. IC Role / Device Role / Timing Role: DC zeroing via OFFSET ADJUST pin to eliminate static offset before DAC output amplification. Use Value: Input offset trim does not degrade temperature drift - maintains <1 µV/°C stability across 0–70°C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N/NOPB | PDIP-8 package; wider temp range (0–70°C vs. –25–85°C); higher input offset (2–7 mV typ) and hold step (1–2.5 mV) | Preferred for through-hole prototyping or legacy board reuse; less suited for high-accuracy, wide-temp designs | Select when SOIC footprint is unavailable and 0.004% gain error is acceptable |
| LF198N/NOPB | Military-grade (-55–125°C); TO-99 metal can; tighter offset spec (1–3 mV) but same SOIC pinout unavailable | Required for aerospace or extended-temperature industrial deployments; incompatible package prevents drop-in replacement | Choose only when full military qualification and extreme temperature operation are mandatory |
Compared with LF298MX/NOPB, LF398N/NOPB offers simpler packaging but sacrifices DC accuracy and thermal range, while LF198N/NOPB delivers superior specs in a non-SOIC form factor - making LF298MX/NOPB the optimal balance of performance, package compatibility, and commercial temperature support.
Availability
LF298MX/NOPB is available at Aetrix Electronics and suitable for precision instrumentation, automated test equipment, and high-speed data acquisition systems requiring stable component supply, long-term lifecycle continuity, and traceable sourcing.
Supply support for LF298MX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision linear ICs and data conversion solutions.
The LFx98x product line was designed specifically for high-fidelity sample-and-hold applications in test & measurement, industrial control, and medical instrumentation - emphasizing DC accuracy, low droop, and logic interoperability.
FAQ
What is the maximum recommended hold capacitor value for LF298MX/NOPB?
The LF298MX/NOPB datasheet does not specify an absolute maximum hold capacitor value, but practical limits arise from acquisition time and droop trade-offs. With Ch = 0.01 µF, acquisition time is ≤10 µs; increasing to 1 µF reduces droop to ~5 mV/min but extends acquisition to ~20 µs. Capacitors >1 µF risk excessive charging current and thermal stress - TI recommends staying within 0.001–0.1 µF for most high-speed applications. The LF298MX/NOPB internal 300-Ω series resistor governs this behavior.
Does LF298MX/NOPB support single-supply operation?
No, LF298MX/NOPB requires dual ±VS supplies per its Absolute Maximum Ratings and Recommended Operating Conditions. It is specified for ±5 V to ±18 V operation only. Attempting single-supply use (e.g., 0 V and +15 V) violates the input voltage range constraint (–VS + 3.5 V ≤ VIN ≤ +VS – 3.5 V) and risks latch-up or permanent damage. For single-supply sample-and-hold, consider purpose-built alternatives like the THS-HOLD series.
How does logic rise time affect hold step in LF298MX/NOPB?
TI specifies a minimum dV/dt of 1.0 V/µs for the LOGIC input signal. Slower edges increase hold step due to timing uncertainty between analog sampling and logic transition. A 100-ns delay in logic edge arrival relative to ideal timing can induce up to 60 mV error on a 0.6 V/µs input slope. The LF298MX/NOPB's differential logic architecture helps reject common-mode noise, but edge rate remains critical - use fast logic drivers or small-series resistors to preserve slew rate into the LOGIC pin.
Can LF298MX/NOPB be used inside the feedback loop of an op-amp?
Yes - the LF298MX/NOPB's wide bandwidth and stable phase margin allow inclusion inside the feedback loop of 1-MHz operational amplifiers without stability issues. This is explicitly confirmed in TI's SNOSBI3C datasheet Section 8.1. The key enablers are its bipolar input stage (for bandwidth) and consistent input impedance in both sample and hold modes. When used this way, the LF298MX/NOPB acts as a programmable gain block or adaptive filter element, not just a passive hold device.
What capacitor dielectric types are recommended for Ch in LF298MX/NOPB?
TI recommends polystyrene, polypropylene, or C0G/NPO ceramic capacitors for Ch due to low dielectric absorption (<0.01%). Mylar and standard ceramics exhibit >1% hysteresis, causing voltage sag after hold - degrading accuracy in precision applications. Polypropylene extends max ambient temperature to 100°C vs. 85°C for polystyrene. Avoid electrolytics and high-K ceramics (X7R, Y5V). For 0.01 µF, a 5% tolerance polypropylene film capacitor is optimal for balancing cost, size, and performance in the LF298MX/NOPB.
LF298MX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 5 nA
- Voltage - Input Offset:
- 1 mV
- Current - Supply:
- 4.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- -25°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LF298MX/NOPB FAQ
1.How can I place an order for LF298MX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LF298MX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF298MX/NOPB reliable?
The price and inventory of LF298MX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF298MX/NOPB is usually 5 days.
3.What payment methods are accepted for LF298MX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF298MX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF298MX/NOPB?
LF298MX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF298MX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF298MX/NOPB?
For technical support, including LF298MX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF298MX/NOPB requirements.
6.How does Aetrix verify that LF298MX/NOPB is sourced from the original manufacturer or authorized distributors?
All LF298MX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF298MX/NOPB meets industry standards.
7.What is the process for return or replacement of LF298MX/NOPB?
All LF298MX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LF298MX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF298MX/NOPB part is unused and in its original packaging.
Return procedure for LF298MX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF298MX/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
