My Inquiry
My Account
Texas Instruments LF347M/NOPB
- Part No.:
- LF347M/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LF347M/NOPB.pdf
- Description:
- IC OPAMP JFET 4 CIRCUIT 14SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,351
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF347M/NOPB from Texas Instruments is a quad JFET-input operational amplifier optimized for high-speed, low-input-bias-current applications including precision integrators, sample-and-hold circuits, and D/A converter buffers. It delivers 4 MHz gain-bandwidth, 13 V/μs slew rate, 5 mV max input offset voltage, and 50 pA typical input bias current across the 0°C to 70°C commercial temperature range in a 14-pin SOIC package.
For engineers reviewing the LF347M/NOPB datasheet, LF347M/NOPB pinout, LF347M/NOPB application, or LF347M/NOPB equivalent, key selection considerations include its JFET input stage enabling ultra-low bias current, wide supply range (±15 V), high input impedance (10¹² Ω), and compatibility with legacy LM124/LM148 layouts when used in SOIC footprint.
Technical Context
The LF347M/NOPB implements a BI-FET II™ architecture combining high-voltage JFET differential pairs with bipolar biasing circuitry, delivering matched input characteristics and low 1/f noise corner (50 Hz). Its zener-referenced biasing enables stable operation down to ±4.5 V supplies while maintaining specified AC performance.
Each of the four amplifiers operates independently with rail-to-rail output swing capability (±13.5 V into 10 kΩ), common-mode input range extending to the negative rail, and internal trimming ensuring ≤5 mV initial offset. The device exhibits 70 dB minimum CMRR and PSRR over frequency, supporting precision DC-coupled signal conditioning.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 4 MHz - Enables stable unity-gain buffer or ≥10× closed-loop gain up to 400 kHz without compensation. |
| Slew Rate | 13 V/μs - Supports full-scale 20 Vpp output at 200 kHz without slew-induced distortion in filter or DAC buffer roles. |
| Input Bias Current | 50 pA typ - Minimizes voltage error in high-impedance sensor interfaces and integrator feedback networks. |
| Input Offset Voltage | 5 mV max - Reduces DC error in precision gain stages without external nulling circuitry. |
| Supply Voltage Range | ±15 V - Compatible with standard dual-rail analog subsystems; supports operation down to ±4.5 V with derated bandwidth. |
| Input Impedance | 10¹² Ω - Preserves signal integrity in piezoelectric, photodiode, or electret microphone front-end designs. |
| Total Harmonic Distortion | ≤0.02% - Meets audio-grade line driver and active filter requirements at 20 Vpp, 1 kHz. |
Pinout & Package
LF347M/NOPB is housed in a 14-pin SOIC (D) package per JEDEC MS-012 variation AB, 3.9 mm body width, 1.75 mm max height, with gull-wing leads on 1.27 mm pitch. Pin 1 identifier located at top-left corner with notch or beveled edge marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Inverting Input (A) | High-impedance JFET gate node for first op-amp channel; accepts differential signals up to ±15 V common-mode. |
| 2 | Non-Inverting Input (A) | Second high-Z input for A channel; common-mode range extends to negative supply rail. |
| 3 | Output (A) | Class-AB output stage capable of ±13.5 V swing into 10 kΩ; short-circuit protected. |
| 4 | V− Supply | Negative power rail connection shared by all four amplifiers; must be decoupled locally. |
| 5 | Non-Inverting Input (B) | Input for second op-amp; electrically identical to Pin 2; enables independent dual-channel configuration. |
| 6 | Inverting Input (B) | Inverting input for B channel; matches Pin 1 in bias current and offset specs. |
| 7 | Output (B) | Output for second amplifier; fully isolated from A and C outputs in layout-sensitive applications. |
| 8 | Output (C) | Third independent output; usable for multi-stage filtering or simultaneous signal processing paths. |
| 9 | Inverting Input (C) | Third inverting input; maintains same 50 pA bias current spec as Pins 1 and 6. |
| 10 | Non-Inverting Input (C) | Third non-inverting input; supports common-mode voltages down to V−. |
| 11 | V+ Supply | Positive power rail; requires local 0.1 μF ceramic decoupling adjacent to Pin 11 and Pin 4. |
| 12 | Non-Inverting Input (D) | Fourth amplifier input; enables quad-channel instrumentation or state-variable filter topologies. |
| 13 | Inverting Input (D) | Final inverting input; pin-compatible with LM124/LM148 for drop-in replacement in SOIC layouts. |
| 14 | Output (D) | Fourth output; supports simultaneous 4-channel signal conditioning without inter-channel crosstalk above −120 dB. |
Key Features
| Feature | Design Value |
|---|---|
| JFET input stage | Enables 50 pA input bias current and 10¹² Ω input resistance for high-Z sensor interfacing without guard traces. |
| Internally trimmed offset voltage | Guarantees ≤5 mV max VOS at 25°C, eliminating manual nulling in production test fixtures and medical front-ends. |
| Low 1/f noise corner | 50 Hz corner frequency ensures minimal low-frequency drift in precision integrators and DC-coupled measurement systems. |
| Fast settling to 0.01% | 2 μs settling time supports 500 kSPS data acquisition systems using sample-and-hold architectures. |
| BI-FET II™ process | Combines JFET input matching with bipolar bias stability, enabling consistent performance across temperature and supply variations. |
Applications
| Digitally Selectable Precision Attenuator | Long-Time Integrator with Reset/Hold |
|---|---|
|
Use Scenario: Programmable gain control in automated test equipment using 3-bit digital switching of feedback resistors. IC Role / Device Role / Timing Role: Quad op-amp configured as three inverting attenuators and one summing amplifier to generate discrete −1 dB to −7 dB steps. Use Value: Achieves better than 0.4% accuracy with 1% resistors due to matched offset and gain characteristics across all four channels. |
Use Scenario: Integration of slow-varying physical signals (e.g., temperature, pressure) over minutes to hours with user-controlled reset and hold. IC Role / Device Role / Timing Role: First op-amp acts as integrator, second as comparator for threshold detection, third as hold buffer, fourth as reset switch driver. Use Value: Leverages ultra-low input bias current (50 pA) to minimize integration drift, enabling >100-second time constants without active leakage compensation. |
| Universal State Variable Filter | High-Speed D/A Converter Buffer |
|
Use Scenario: Tunable analog filter bank in audio synthesis or communications test gear requiring simultaneous high-pass, band-pass, low-pass, and notch outputs. IC Role / Device Role / Timing Role: Four op-amps implement classic state-variable topology generating independent filter responses from single input. Use Value: 4 MHz GBW and 13 V/μs slew rate support 3 kHz center frequency with Q = 3.4 and 10 Vpp sinusoidal output up to 200 kHz. |
Use Scenario: Post-conversion buffering of 12–16-bit DAC outputs in industrial PLC analog output modules. IC Role / Device Role / Timing Role: Unity-gain voltage follower isolating DAC core from cable capacitance and load variations. Use Value: High input impedance prevents DAC output loading; fast settling (2 μs to 0.01%) ensures accurate step response for 500 kSPS update rates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad JFET-input operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC27L4CDR | Lower supply current (1.4 mA vs. 7.2 mA), lower GBW (850 kHz), higher VOS (10 mV max), CMOS input (not JFET). | Better suited for battery-powered, low-speed sensor signal conditioning where power dominates performance. | Select TLC27L4CDR only when supply current <2 mA is mandatory and bandwidth <1 MHz suffices. |
| TL074CDR | Higher slew rate (13 V/μs same), identical GBW (3 MHz), lower VOS (10 mV max), same JFET input, but no internal offset trim. | Acceptable where moderate offset drift is tolerable and cost sensitivity outweighs guaranteed low-VOS requirement. | Choose TL074CDR for cost-sensitive industrial controls where 10 mV VOS is acceptable and layout allows external nulling. |
Compared with TLC27L4CDR and TL074CDR, LF347M/NOPB provides guaranteed low offset (5 mV max), superior input bias current (50 pA vs. 100 pA/200 pA), and tighter parameter matching across channels-critical for multistage analog signal chains requiring minimal calibration.
Availability
LF347M/NOPB is available at Aetrix Electronics and suitable for precision instrumentation, industrial process control, and test & measurement equipment requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for LF347M/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 90 years of innovation in precision analog ICs and broad industrial portfolio coverage.
The LF347M/NOPB belongs to TI's legacy precision op-amp product line designed specifically for high-input-impedance, low-drift, wide-bandwidth analog signal conditioning in commercial-grade instrumentation and control systems.
FAQ
What is the maximum operating supply voltage for LF347M/NOPB?
The LF347M/NOPB supports a maximum supply voltage of ±15 V, as confirmed in the Absolute Maximum Ratings table. Operation beyond this limit risks permanent damage. The device is rated for continuous operation across the commercial temperature range (0°C to 70°C) under these conditions, and its electrical specifications-including 4 MHz GBW and 13 V/μs slew rate-are guaranteed at ±15 V.
Does LF347M/NOPB require external offset nulling?
No, LF347M/NOPB does not require external offset nulling because it features internally trimmed input offset voltage, with a maximum value of 5 mV at 25°C. This specification is maintained across the full commercial temperature range (0°C to 70°C), eliminating the need for potentiometers or external correction circuitry in most precision applications.
Is LF347M/NOPB pin-compatible with LM124 or LM148?
LF347M/NOPB is pin-compatible with LM148 in the 14-pin SOIC (D) package, as explicitly stated in the TI datasheet. It is not pin-compatible with LM124, which uses a different pinout (dual vs. quad configuration and distinct power/ground assignments). Designers upgrading existing LM148-based boards can directly substitute LF347M/NOPB without PCB changes.
What is the input common-mode voltage range for LF347M/NOPB?
The input common-mode voltage range for LF347M/NOPB extends from the negative supply rail (V−) to within 3 V of the positive supply rail (V+) under typical conditions. Specifically, with ±15 V supplies, the range is −15 V to +12 V. Exceeding the negative limit forces the output high; exceeding both limits simultaneously also forces high output, but no latch-up occurs.
Can LF347M/NOPB drive a 2 kΩ load to ±10 V?
Yes, LF347M/NOPB is specified to drive a 2 kΩ load to ±10 V over the full 0°C to 70°C temperature range, as documented in the DC Electrical Characteristics table under VO (Output Voltage Swing). This capability supports robust interfacing with legacy logic families and medium-impedance analog loads without external buffering.
LF347M/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 13V/µs
- Gain Bandwidth Product:
- 4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 50 pA
- Voltage - Input Offset:
- 5 mV
- Current - Supply:
- 7.2mA (x4 Channels)
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LF347M/NOPB FAQ
1.How can I place an order for LF347M/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LF347M/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF347M/NOPB reliable?
The price and inventory of LF347M/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF347M/NOPB is usually 5 days.
3.What payment methods are accepted for LF347M/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF347M/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF347M/NOPB?
LF347M/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF347M/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF347M/NOPB?
For technical support, including LF347M/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF347M/NOPB requirements.
6.How does Aetrix verify that LF347M/NOPB is sourced from the original manufacturer or authorized distributors?
All LF347M/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF347M/NOPB meets industry standards.
7.What is the process for return or replacement of LF347M/NOPB?
All LF347M/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LF347M/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF347M/NOPB part is unused and in its original packaging.
Return procedure for LF347M/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF347M/NOPB Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
