Texas Instruments LF347N/NOPB
- Part No.:
- LF347N/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
LF347N/NOPB.pdf
- Description:
- IC OPAMP JFET 4 CIRCUIT 14DIP
- Quantity:
- Payment:

- Shipping:

Inventory:278
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF347N/NOPB from Texas Instruments is a quad JFET-input operational amplifier optimized for high-speed, low-input-bias-current applications including precision integrators, sample-and-hold circuits, and D/A converter buffers. It delivers 4 MHz gain-bandwidth, 13 V/μs slew rate, 5 mV max input offset voltage, and 50 pA typical input bias current across the 0°C to 70°C commercial temperature range.
For engineers reviewing the LF347N/NOPB datasheet, LF347N/NOPB pinout, LF347N/NOPB application, or LF347N/NOPB equivalent, key selection criteria include JFET-input impedance (10¹² Ω), low 1/f noise corner (50 Hz), fast 2 μs settling to 0.01%, and compatibility with ±15 V supplies in PDIP-14 packaging.
Technical Context
The LF347N/NOPB implements BI-FET II™ technology with internally trimmed input offset voltage and matched high-voltage JFET input stages. Its architecture enables ultra-low input bias current (50 pA typ) while maintaining wide bandwidth (4 MHz) and high slew rate (13 V/μs) under ±15 V supply conditions.
It operates over 0°C to 70°C with ±15 V supply rating, 10¹² Ω input resistance, and supports rail-to-rail output swing of ±12 V into 10 kΩ. The device features low total harmonic distortion (≤0.02%) and 80 dB minimum CMRR, making it suitable for precision analog signal conditioning where input loading and DC accuracy are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 4 MHz - Enables stable unity-gain operation up to 4 MHz or closed-loop gain of 10 at 400 kHz. |
| Slew Rate | 13 V/μs - Supports fast transient response in pulse amplification and active filter applications. |
| Input Offset Voltage | 5 mV max - Ensures ≤±5 mV DC error at input without external trimming in precision DC-coupled circuits. |
| Input Bias Current | 50 pA typ - Minimizes voltage error across high-impedance sensor interfaces and feedback networks. |
| Supply Voltage Range | ±15 V - Compatible with standard dual-rail lab and industrial power supplies; not rated for ±18 V. |
| Input Resistance | 10¹² Ω - Prevents loading of high-Z sources such as piezoelectric sensors or photodiode transimpedance nodes. |
| Common-Mode Rejection | 80 dB min - Maintains accuracy when input signals share common-mode noise in noisy industrial environments. |
Pinout & Package
LF347N/NOPB is housed in a 14-pin plastic dual in-line package (PDIP-N), 0.300-inch width, with standard JEDEC MO-001AC outline and through-hole mounting. Thermal resistance θJA is 75°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Output A | Amplifier A output; capable of ±12 V swing into 10 kΩ load. |
| 2 | Inverting Input A | High-impedance JFET input node for amplifier A; accepts differential voltages up to ±30 V. |
| 3 | Non-Inverting Input A | High-impedance JFET input node for amplifier A; common-mode range extends to ±11 V. |
| 4 | V– | Negative supply rail connection; must be ≥−15 V and not exceeded by input common-mode voltage. |
| 5 | Non-Inverting Input B | Amplifier B non-inverting input; electrically identical to Pin 3. |
| 6 | Inverting Input B | Amplifier B inverting input; matches Pin 2 performance and voltage limits. |
| 7 | Output B | Amplifier B output; independent operation with same drive capability as Pin 1. |
| 8 | Output C | Amplifier C output; fully isolated channel with identical AC/DC specs. |
| 9 | Inverting Input C | Amplifier C inverting input; shares layout and matching characteristics with Pins 2 and 6. |
| 10 | Non-Inverting Input C | Amplifier C non-inverting input; matches Pin 3 functionality and tolerance. |
| 11 | V+ | Positive supply rail connection; must be ≤+15 V; powers all four amplifiers simultaneously. |
| 12 | Non-Inverting Input D | Amplifier D non-inverting input; fourth independent high-Z input node. |
| 13 | Inverting Input D | Amplifier D inverting input; completes quad-channel symmetry with matched bias and noise. |
| 14 | Output D | Amplifier D output; enables four independent gain stages on single 14-pin footprint. |
Key Features
| Feature | Design Value |
|---|---|
| Internally trimmed offset voltage | 5 mV max eliminates need for external nulling circuitry in production systems. |
| JFET input stage | 50 pA input bias current enables direct interfacing with >1 MΩ source impedances without significant error. |
| Low 1/f noise corner | 50 Hz allows stable low-frequency operation in precision instrumentation and sensor front-ends. |
| Fast 0.01% settling time | 2 μs supports high-throughput data acquisition and multiplexed analog signal processing. |
| High input impedance | 10¹² Ω prevents loading of capacitive or high-resistance transducers like pH electrodes or photodiodes. |
Applications
| Digitally Selectable Precision Attenuator | Long-Time Integrator with Reset/Hold |
|---|---|
Use Scenario: Programmable gain control using digital switches and fixed resistors in test equipment and automated calibration systems. IC Role / Device Role / Timing Role: Four independent op-amps configure as digitally controlled inverting attenuators with no offset adjustment required. Use Value: Achieves better than 0.4% accuracy using 1% resistors and maintains >10¹² Ω input impedance across all attenuation states. |
Use Scenario: Analog integration over seconds to minutes in energy metering, battery monitoring, or slow-process control loops. IC Role / Device Role / Timing Role: One amplifier performs precision integration; others implement threshold detection, reset, and hold functions. Use Value: Leverages 4 MHz GBW and low drift to sustain accurate integration without periodic recalibration. |
| Universal State Variable Filter | High-Speed Sample-and-Hold Circuit |
Use Scenario: Tunable multi-mode filtering (low-pass, band-pass, high-pass, notch) in audio analyzers and communications test gear. IC Role / Device Role / Timing Role: Quad configuration realizes simultaneous outputs for all filter types with shared center frequency and Q. Use Value: Delivers 10 V peak sinusoidal output up to 200 kHz without slew limiting, enabled by 13 V/μs slew rate. |
Use Scenario: Capturing fast analog waveforms in oscilloscopes, digitizers, and high-speed data loggers. IC Role / Device Role / Timing Role: One op-amp serves as buffer; another as integrator-based hold amplifier with precise timing control. Use Value: 2 μs settling to 0.01% ensures minimal aperture error during acquisition window closure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad JFET-input op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TL084CDR | Higher input bias current (200 pA typ), lower slew rate (13 V/μs vs. 13 V/μs same), wider 1/f corner (150 Hz). | Less suitable for ultra-high-Z sensor buffering but more cost-effective in general-purpose designs. | Select TL084CDR only when input bias current >100 pA is acceptable and 1/f noise below 100 Hz is not critical. |
| LF347M/NOPB | Identical electrical specs but in SOIC-14 package (D), smaller footprint, surface-mount compatible, θJA = 100°C/W. | Preferred for space-constrained PCBs; requires reflow soldering and different thermal management. | Choose LF347M/NOPB when board area is limited and SMT assembly is available; avoid if through-hole mounting is mandatory. |
Compared with TL084CDR and LF347M/NOPB, the LF347N/NOPB uniquely combines PDIP-14 mechanical robustness, 50 pA input bias current, and 50 Hz 1/f noise corner-making it optimal for legacy through-hole designs requiring lowest possible input current and low-frequency stability.
Availability
LF347N/NOPB is available at Aetrix Electronics and suitable for precision analog signal conditioning, high-impedance sensor interfacing, and industrial instrumentation requiring stable component supply and long-term obsolescence support.
Supply support for LF347N/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision op-amp design and manufacturing excellence.
The LF347N/NOPB belongs to TI's legacy BI-FET II™ op-amp family, engineered specifically for applications demanding JFET-input performance-low bias current, high input impedance, and low 1/f noise-in cost-sensitive industrial and test equipment.
FAQ
What is the maximum supply voltage for LF347N/NOPB?
The LF347N/NOPB is rated for ±15 V supply voltage per the Absolute Maximum Ratings table. Exceeding ±15 V risks permanent damage, as its absolute maximum supply voltage is ±18 V-but operation above ±15 V is not characterized or guaranteed. Always operate within ±15 V for full specification compliance and reliability across the 0°C to 70°C temperature range. The LF347N/NOPB datasheet explicitly defines all AC/DC parameters at ±15 V.
Does LF347N/NOPB require external offset nulling?
No, the LF347N/NOPB does not require external offset nulling because it features internal trimming of input offset voltage to ≤5 mV maximum at 25°C. This eliminates the need for potentiometers or external compensation networks in most precision applications. The internal trim is process-stable and maintains low drift over temperature-ΔVOS/ΔT is only 10 μV/°C-so system-level calibration remains simplified. The LF347N/NOPB achieves this via TI's BI-FET II™ fabrication process.
Can LF347N/NOPB drive a 2 kΩ load to ±10 V?
Yes, the LF347N/NOPB is specified to drive a 2 kΩ load to ±10 V over the full 0°C to 70°C operating temperature range, as confirmed in the DC Electrical Characteristics table under VO (Output Voltage Swing). However, heavier loads may cause increased input offset voltage on negative swings and eventual current limiting. For sustained ±10 V into 2 kΩ, ensure adequate supply decoupling and thermal management-the PDIP package has θJA = 75°C/W-and verify output stage behavior in your specific circuit configuration using the LF347N/NOPB SPICE model.
Is LF347N/NOPB pin-compatible with LM148?
No, the LF347N/NOPB is not pin-compatible with the LM148. While the LF147 (military-grade variant) is explicitly stated as pin-compatible with LM148, the LF347 series-including LF347N/NOPB-is a commercial-grade derivative with identical pinout *only within its own family* (e.g., LF347M/NOPB, LF347BN/NOPB). The LM148 uses a different internal architecture and biasing scheme; substituting LF347N/NOPB into an LM148 layout may result in incorrect operation due to differences in input stage behavior and supply current requirements.
What is the input common-mode voltage range for LF347N/NOPB?
The input common-mode voltage range for LF347N/NOPB is ±11 V with ±15 V supplies, as specified in the DC Electrical Characteristics table under VCM. This means both inputs can swing from −11 V to +11 V relative to ground while maintaining linear operation. Exceeding the negative limit (−11 V) forces the output high; exceeding the positive limit (+11 V) on both inputs also forces high output. The LF347N/NOPB does not support rail-to-rail input-inputs must remain ≥−12 V and ≤+15 V to avoid phase reversal or saturation.
LF347N/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 13V/µs
- Gain Bandwidth Product:
- 4 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 50 pA
- Voltage - Input Offset:
- 5 mV
- Current - Supply:
- 7.2mA (x4 Channels)
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 36 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-PDIP
LF347N/NOPB FAQ
1.How can I place an order for LF347N/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LF347N/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF347N/NOPB reliable?
The price and inventory of LF347N/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF347N/NOPB is usually 5 days.
3.What payment methods are accepted for LF347N/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF347N/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF347N/NOPB?
LF347N/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF347N/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF347N/NOPB?
For technical support, including LF347N/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF347N/NOPB requirements.
6.How does Aetrix verify that LF347N/NOPB is sourced from the original manufacturer or authorized distributors?
All LF347N/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF347N/NOPB meets industry standards.
7.What is the process for return or replacement of LF347N/NOPB?
All LF347N/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LF347N/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF347N/NOPB part is unused and in its original packaging.
Return procedure for LF347N/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF347N/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

