Texas Instruments LF398H/NOPB
- Part No.:
- LF398H/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- TO-99-8 Metal Can
- Datasheet:
-
LF398H/NOPB.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT TO99-8
- Quantity:
- Payment:

- Shipping:

Inventory:211
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF398H/NOPB from Texas Instruments is a monolithic BI-FET sample-and-hold amplifier operating as a unity-gain follower with 0.004% typical DC gain error, 20 µs acquisition time to 0.1% with 0.01 µF hold capacitor, and 1 mV typical hold step - used in precision data acquisition systems for analog-to-digital conversion timing control.
For engineers reviewing the LF398H/NOPB datasheet, LF398H/NOPB pinout, LF398H/NOPB application, or LF398H/NOPB equivalent, key selection criteria include hold-step sensitivity to logic coupling, droop rate dependence on external capacitor dielectric, input impedance stability during hold mode, and ±5-V to ±18-V dual-supply operation across 0°C to +70°C ambient range.
Technical Context
The LF398H/NOPB implements a bipolar input stage combined with P-channel JFET output devices to achieve low offset voltage (2–7 mV typ), high input impedance (1010 Ω), and low droop rate (e.g., 5 mV/min with 1 µF capacitor). Its differential logic interface accepts TTL/CMOS-compatible signals with 1.4 V threshold and supports direct connection without level-shifting.
Functional mode switching between sample and hold is controlled by the relative voltage of LOGIC pin to LOGIC REFERENCE pin. During hold, the input is fully isolated from the output path, eliminating feedthrough even at supply-rail input levels; acquisition dynamics are governed by internal 300-Ω series resistance into the external hold capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±5 V to ±18 V - enables compatibility with legacy industrial ±12 V and ±15 V systems without regulation overhead |
| Acquisition Time | 20 µs to 0.1% with 0.01 µF hold capacitor - defines minimum sampling interval for 50-kSPS systems with settling margin |
| Hold Step | 1 mV typical at 25°C, Ch = 0.01 µF - primary error source in high-resolution ADC front-ends; scales inversely with hold capacitance |
| Input Impedance | 10 GΩ - permits direct interfacing with high-impedance sensors (e.g., piezoelectric, pH electrodes) without loading error |
| Gain Error | 0.004% typical - supports 16-bit system accuracy when paired with matched external components |
| Leakage Current | 30–200 pA into hold capacitor - determines maximum practical hold time before >1 LSB drift in 16-bit applications |
| Logic Threshold | 0.8–2.4 V differential - ensures robust sampling control across TTL, CMOS, and op-amp-driven logic interfaces |
Pinout & Package
LF398H/NOPB is packaged in an 8-pin PDIP (P package) with 9.81 mm × 6.35 mm body size and through-hole mounting. Pin functions are validated per TI SNOSBI3C Rev C datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive supply rail | Accepts +5 V to +18 V; powers internal bipolar and JFET stages; requires local 0.1 µF bypass |
| V– | Negative supply rail | Accepts –5 V to –18 V; symmetrical to V+; shared ground reference not permitted |
| INPUT | Analog signal input | High-impedance node (10 GΩ); remains stable during hold; offset adjustable via dedicated pin |
| OUTPUT | Analog signal output | Low-impedance buffer (0.5–4 Ω); tracks INPUT in sample mode; holds voltage across Ch in hold mode |
| Ch | External hold capacitor connection | Direct node to internal JFET switch; capacitor value trades acquisition speed vs. droop rate and hold step |
| LOGIC | Mode control input | Differential logic input; low relative to LOGIC REFERENCE initiates hold; rise time ≥1 V/µs required |
| LOGIC REFERENCE | Logic common reference | Defines threshold baseline for LOGIC pin; must be within 2 V of V– and 3 V below V+ for valid operation |
| OFFSET ADJUST | DC offset nulling | Single-pin trim; connects to 1 kΩ potentiometer; adjusts input stage without degrading temperature drift |
Key Features
| Feature | Design Value |
|---|---|
| BI-FET process architecture | Combines bipolar input for low offset and wide bandwidth with JFET output for ultra-low leakage and noise |
| No feedthrough in hold mode | Complete input-output isolation up to ±18 V input swing; eliminates hold-mode corruption from fast transients |
| Stable input characteristics during hold | Input bias current and impedance unchanged when LOGIC is low - enables multiplexed sensor architectures |
| Supply rejection in both modes | 80–110 dB PSRR maintained in sample and hold - reduces need for ultra-clean analog supplies |
| Logic compatibility | Direct interface to TTL, PMOS, CMOS, and op-amp logic drivers without external level shifters or buffers |
Applications
| DC and AC Zeroing | Ramp Generators With Variable Reset Level |
|---|---|
Use Scenario: Precision calibration of sensor signal chains using programmable zero-offset correction. IC Role / Device Role / Timing Role: LF398H/NOPB captures and holds a reference voltage during system idle, then injects it as a nulling signal synchronized to ADC conversion start. Use Value: Enables sub-millivolt DC zeroing accuracy independent of supply drift; AC zeroing reduces hold step via dynamic adjustment during logic transition. |
Use Scenario: Generating linear voltage ramps with digitally controlled reset points in waveform synthesizers. IC Role / Device Role / Timing Role: LF398H/NOPB samples integrator output at precise intervals and holds it to define ramp endpoints before reset. Use Value: Achieves <10 ppm linearity over 10-ms ramps using polypropylene hold capacitors; avoids DAC-based reset complexity. |
| Synchronous Correlators | Integrators With Programmable Reset Level |
Use Scenario: Cross-correlation of RF envelope signals in communications test equipment. IC Role / Device Role / Timing Role: LF398H/NOPB freezes analog correlation output at peak detection instant for digitization and comparison. Use Value: 1 mV hold step limits timing jitter-induced amplitude error to <0.01% in 12-bit systems; supports >100 kHz correlation rates. |
Use Scenario: Precision charge integration in photodiode readout circuits with adaptive full-well reset. IC Role / Device Role / Timing Role: LF398H/NOPB holds integrator output prior to reset, enabling accurate measurement of integrated charge before discharge. Use Value: 30–200 pA hold capacitor leakage allows >100 ms integration windows at 16-bit resolution; JFET output prevents droop-induced gain error. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N | Same silicon, PDIP-8 package without Pb-free finish; 0°C to +70°C rating identical; no functional difference | Identical use cases; RoHS exemption status may apply where LF398H/NOPB is restricted | Select LF398H/NOPB for lead-free compliance; LF398N where legacy tin-lead assembly is retained |
| AD585SQ | Monolithic S/H with 10 µs acquisition, 0.5 mV hold step, and ±15 V operation; requires external op-amp for unity gain | Better hold-step performance but higher BOM count; limited to military temp range (–55°C to +125°C) | Choose AD585SQ only when sub-millivolt hold step is mandatory and board space allows external amplifier |
Compared with LF398H/NOPB, LF398N offers identical electrical behavior with non-RoHS packaging, while AD585SQ delivers lower hold step at the cost of added external components and narrower commercial temperature support.
Availability
LF398H/NOPB is available at Aetrix Electronics and suitable for precision data acquisition, analog front-end calibration, and synchronous signal processing requiring stable component supply across industrial and test equipment lifecycles.
Supply support for LF398H/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision signal chain components since the 1960s.
The LFx98x product line was designed specifically for high-fidelity sample-and-hold applications in data converters, instrumentation, and radar signal conditioning - emphasizing DC accuracy, low droop, and logic interface robustness.
FAQ
What is the maximum recommended hold capacitor value for LF398H/NOPB?
The LF398H/NOPB does not specify an absolute maximum hold capacitor value, but practical limits arise from acquisition time and droop trade-offs. With a 1 µF capacitor, acquisition time extends beyond 100 µs and droop drops to ~5 mV/min. For most 12–16-bit systems, 0.001 µF to 0.1 µF is optimal. Larger values require careful layout to minimize stray coupling that increases hold step - always use low-dielectric-absorption types like polypropylene or C0G ceramic.
Does LF398H/NOPB support single-supply operation?
No, LF398H/NOPB requires dual symmetric supplies (±5 V to ±18 V) and is not rated for single-supply use. The internal BI-FET architecture depends on balanced positive and negative rails to bias both bipolar and JFET stages correctly. Attempting single-supply operation risks latch-up, increased offset, or permanent damage due to violation of absolute maximum ratings on input and supply pins.
How does logic signal rise time affect hold step in LF398H/NOPB?
LF398H/NOPB requires a minimum logic signal dV/dt of 1.0 V/µs at the LOGIC pin to limit hold step error. Slower edges cause incomplete switching of the internal JFET sample gate during the critical aperture window, increasing hold step by up to 3×. This is especially critical when using RC-filtered logic or long PCB traces - always verify edge rate at the pin with a scope, not at the driver output.
Can LF398H/NOPB be used inside the feedback loop of a high-speed op-amp?
Yes - the LF398H/NOPB's wide bandwidth (enabled by its bipolar input stage) allows stable inclusion within the feedback loop of op-amps up to 1 MHz, as confirmed in TI's application notes. However, phase margin must be verified per specific op-amp model and gain configuration; avoid placing it in loops with dominant poles below 100 kHz unless compensated. The LF398H/NOPB itself contributes minimal phase lag in sample mode.
What is the role of the OFFSET ADJUST pin on LF398H/NOPB?
The OFFSET ADJUST pin on LF398H/NOPB provides a dedicated connection for nulling input stage DC offset voltage using a 1 kΩ potentiometer tied between V+ and ground. Unlike conventional op-amp offset trims, this method does not degrade input offset drift over temperature. It directly adjusts the bipolar input stage bias, enabling <1 mV residual offset after calibration - critical for DC-coupled precision measurement paths involving LF398H/NOPB.
LF398H/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- TO-99-8 Metal Can
- Packaging:
- Bulk
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 2 mV
- Current - Supply:
- 4.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- TO-99-8
LF398H/NOPB FAQ
1.How can I place an order for LF398H/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LF398H/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF398H/NOPB reliable?
The price and inventory of LF398H/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF398H/NOPB is usually 5 days.
3.What payment methods are accepted for LF398H/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF398H/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF398H/NOPB?
LF398H/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF398H/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF398H/NOPB?
For technical support, including LF398H/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF398H/NOPB requirements.
6.How does Aetrix verify that LF398H/NOPB is sourced from the original manufacturer or authorized distributors?
All LF398H/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF398H/NOPB meets industry standards.
7.What is the process for return or replacement of LF398H/NOPB?
All LF398H/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LF398H/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF398H/NOPB part is unused and in its original packaging.
Return procedure for LF398H/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF398H/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

