Texas Instruments LF398M/NOPB
- Part No.:
- LF398M/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LF398M/NOPB.pdf
- Description:
- IC SAMPL/HOLD 1 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,536
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LF398M/NOPB from Texas Instruments is a monolithic BI-FET sample-and-hold IC operating as a unity-gain follower with 0.004% typical DC gain error, 20 µs acquisition time to 0.1% with 0.01 µF hold capacitor, and 1 mV typical hold step - used in precision data acquisition systems requiring stable analog signal capture before ADC conversion.
For engineers reviewing the LF398M/NOPB datasheet, LF398M/NOPB pinout, LF398M/NOPB application, or LF398M/NOPB equivalent, this page delivers verified electrical specs, PDIP-8 package mapping, TTL/CMOS-compatible logic interface details, and real-world trade-offs for hold capacitor selection, droop rate, and dynamic sampling error.
Technical Context
The LF398M/NOPB uses a bipolar input stage combined with P-channel JFET output devices to achieve low offset voltage (2–7 mV typ), high input impedance (1010 Ω), and low droop rate (5 mV/min with 1 µF capacitor). Its fully differential logic interface has 1.4 V threshold and supports direct TTL/PMOS/CMOS drive without level-shifting.
In sample mode, the output tracks the input via internal amplifier charging/discharging of the external hold capacitor; in hold mode, the input is isolated and output retains the last sampled value. Logic control is referenced to LOGIC REFERENCE pin, enabling robust operation across ±5 V to ±18 V supplies with supply rejection ratio up to 110 dB.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | ±5 V to ±18 V - supports dual-rail industrial and test equipment power domains without regulation. |
| Acquisition Time | 20 µs to 0.1% with 0.01 µF hold capacitor - defines minimum sampling interval for 50 kHz effective throughput. |
| Hold Step | 1 mV typical at 25°C - limits absolute DC accuracy in high-resolution 12–14-bit data acquisition systems. |
| Input Impedance | 1010 Ω - enables direct interfacing with high-impedance sensors (e.g., piezoelectric, photodiode transimpedance outputs) without loading error. |
| Leakage Current (Hold) | 30–200 pA - determines minimum usable hold capacitor value (e.g., ≥0.01 µF) for <1 mV/min droop in 70°C ambient. |
| Gain Error | 0.004% typical - contributes ≤0.25 LSB error in a 16-bit system, critical for calibration-grade instrumentation. |
| Logic Threshold | 1.4 V differential - ensures reliable TTL/CMOS compatibility with noise margin >0.4 V under worst-case VCC variation. |
Pinout & Package
LF398M/NOPB is supplied in an 8-pin PDIP (Plastic Dual In-line Package) with body size 9.81 mm × 6.35 mm, suitable for through-hole prototyping and legacy industrial PCBs. Thermal resistance RθJA = 48.9°C/W enables operation up to 70°C ambient without forced airflow.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | INPUT | Analog signal input node - high-impedance bipolar stage accepts ±15 V range with minimal bias current (10–50 nA). |
| 2 | OFFSET ADJUST | DC offset nulling terminal - connects to 1-kΩ potentiometer for trimming input offset without degrading drift performance. |
| 3 | V– | Negative supply rail - must be decoupled locally to minimize hold-mode noise coupling into Ch node. |
| 4 | OUTPUT | Buffered analog output - low-impedance (0.5–4 Ω) source drives 10 kΩ loads directly; holds voltage during logic-low command. |
| 5 | Ch | External hold capacitor connection - dominant path for droop rate and acquisition speed; requires low-dielectric-absorption film cap (e.g., polypropylene). |
| 6 | LOGIC REFERENCE | Differential logic reference - sets common-mode baseline for LOGIC pin; tied to ground for standard TTL operation. |
| 7 | LOGIC | Sample/Hold control input - pulled high (>1.4 V above REF) for sample mode; low (<0.8 V above REF) for hold mode. |
| 8 | V+ | Positive supply rail - supplies both input and output stages; requires 0.1 µF ceramic + 10 µF tantalum local decoupling. |
Key Features
| Feature | Design Value |
|---|---|
| BI-FET architecture | Combines bipolar input (low offset, wide bandwidth) and JFET output (low noise, low droop) - eliminates MOSFET thermal instability in hold mode. |
| Unity-gain follower operation | 0.004% gain error enables direct use in precision buffer applications without external gain-setting resistors or calibration. |
| Input offset adjust pin | Single-pin trimming with no impact on offset drift - simplifies production calibration while maintaining long-term stability over temperature. |
| No feedthrough in hold mode | Input-to-output isolation >90 dB at 1 kHz - prevents corruption of held value by fast-changing input signals up to supply rails. |
| Wide supply range support | Operates from ±5 V to ±18 V - allows reuse across multiple platforms (e.g., ±12 V industrial PLCs and ±15 V test gear) without redesign. |
Applications
| Ramp Generator with Variable Reset | Integrator with Programmable Reset |
|---|---|
Use Scenario: Generating linear voltage ramps whose slope and endpoint are dynamically adjusted via DAC-controlled reset level. IC Role / Device Role / Timing Role: LF398M/NOPB captures and holds the reset voltage, then releases it to define integrator start point - enabling precise timing and amplitude control. Use Value: Enables sub-millisecond ramp reinitialization with <1 mV reset error, critical for laser pulse shaping and waveform synthesis. |
Use Scenario: Analog integrator circuits where integration period and final output level must be programmable per cycle. IC Role / Device Role / Timing Role: LF398M/NOPB samples the integrator output at end-of-integration and holds it as reference for next cycle's reset. Use Value: Achieves <0.01% integration linearity over temperature by eliminating op-amp input offset accumulation between cycles. |
| Synchronous Correlator | DC and AC Zeroing Circuit |
Use Scenario: Cross-correlation of two analog signals (e.g., sensor outputs) to detect time-of-flight or phase alignment. IC Role / Device Role / Timing Role: LF398M/NOPB freezes one signal path synchronously with clock edge while other path remains active - enabling precise time-aligned comparison. Use Value: Reduces aperture uncertainty to <10 ns, supporting correlation resolution down to 100 ps in ultrasonic NDT systems. |
Use Scenario: Nulling residual DC offset and hold-step error in high-gain amplifiers prior to digitization. IC Role / Device Role / Timing Role: LF398M/NOPB implements AC-coupled zeroing by capturing and subtracting hold-step artifact during dedicated calibration phase. Use Value: Cuts total system offset to <50 µV, enabling accurate measurement of µV-level bio-signals in medical ECG front-ends. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar sample-and-hold applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LF398N | Same die, PDIP-8 package without RoHS exemption - identical electrical specs but non-lead-free finish. | Legacy industrial systems requiring MIL-STD-38510-compliant components or Pb-based solder compatibility. | Select LF398N only if RoHS compliance is not required and board assembly uses SnPb solder. |
| AD585JN | Higher acquisition speed (1.5 µs), lower hold step (0.25 mV), but requires ±15 V only and lacks logic-reference pin flexibility. | High-speed data acquisition (≥1 MSPS) where hold-step and settling dominate over supply flexibility. | Choose AD585JN when acquisition time <5 µs is mandatory and system operates strictly at ±15 V with fixed logic thresholds. |
Compared with LF398M/NOPB, LF398N offers identical performance with non-RoHS packaging for legacy repair, while AD585JN trades supply range and logic interface flexibility for faster acquisition and lower hold error - making it suitable only in speed-critical, fixed-supply designs.
Availability
LF398M/NOPB is available at Aetrix Electronics and suitable for precision data acquisition, test instrumentation, and industrial process control requiring stable component supply across extended product lifecycles.
Supply support for LF398M/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision analog IC design.
The LFx98x family - including LF398M/NOPB - was engineered for high-accuracy sample-and-hold functions in automated test equipment, aerospace telemetry, and calibration-grade instrumentation where DC fidelity and hold stability are non-negotiable.
FAQ
What is the maximum recommended hold capacitor value for LF398M/NOPB?
The LF398M/NOPB does not specify an absolute maximum hold capacitor value, but practical limits arise from acquisition time and droop trade-offs. With a 1 µF capacitor, acquisition time extends beyond 100 µs and droop drops to ~5 mV/min. For most applications, 0.001–0.1 µF is optimal - balancing speed, droop, and PCB area. Larger values require careful layout to avoid stray capacitance-induced hold step.
Can LF398M/NOPB operate from a single +15 V supply?
No - the LF398M/NOPB requires dual symmetric supplies (e.g., ±5 V to ±18 V) and cannot function on a single-ended rail. Its internal BI-FET architecture relies on balanced positive and negative supply paths for input stage biasing and output swing. Attempting single-supply operation results in undefined behavior, loss of input common-mode range, and failure to enter hold mode reliably.
How does logic rise time affect hold step in LF398M/NOPB?
LF398M/NOPB requires a minimum logic dV/dt of 1.0 V/µs at the LOGIC pin to minimize hold step. Slower edges cause increased charge injection during switching, raising hold step beyond the specified 1–2.5 mV. This is especially critical when using RC-filtered logic signals - the slope at the 1.4 V threshold must exceed 1.0 V/µs, or hold step may double due to timing skew between logic transition and internal switch closure.
Is LF398M/NOPB pin-compatible with LF398N?
Yes - LF398M/NOPB and LF398N share identical PDIP-8 pinout, electrical specifications, and functional behavior. The sole difference is RoHS compliance: LF398M/NOPB uses lead-free finish per JEDEC J-STD-609, while LF398N is non-RoHS. Both are drop-in replacements in existing designs, provided soldering profiles match the respective finish requirements.
What capacitor dielectric types are recommended for Ch in LF398M/NOPB?
For LF398M/NOPB, polypropylene and polystyrene capacitors are strongly recommended due to ultra-low dielectric absorption (<0.01%), minimizing hysteresis-induced sag after hold. Teflon and NP0/C0G ceramics are acceptable for high-temperature or space-constrained layouts. Avoid mylar, polyester, and X7R ceramics - their >0.1% absorption causes measurable hold voltage decay within milliseconds, degrading DC accuracy in precision systems.
LF398M/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Sample and Hold
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- -
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 2 mV
- Current - Supply:
- 4.5mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 10 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
LF398M/NOPB FAQ
1.How can I place an order for LF398M/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LF398M/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LF398M/NOPB reliable?
The price and inventory of LF398M/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LF398M/NOPB is usually 5 days.
3.What payment methods are accepted for LF398M/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LF398M/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LF398M/NOPB?
LF398M/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LF398M/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LF398M/NOPB?
For technical support, including LF398M/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LF398M/NOPB requirements.
6.How does Aetrix verify that LF398M/NOPB is sourced from the original manufacturer or authorized distributors?
All LF398M/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LF398M/NOPB meets industry standards.
7.What is the process for return or replacement of LF398M/NOPB?
All LF398M/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LF398M/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LF398M/NOPB part is unused and in its original packaging.
Return procedure for LF398M/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LF398M/NOPB Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
