NXP Semiconductors LH75401N0Q100C0,55
- Part No.:
- LH75401N0Q100C0,55
- Manufacturer:
- NXP Semiconductors
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
LH75401N0Q100C0,55.pdf
- Description:
- IC MCU 32BIT ROMLESS 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,874
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LH75401N0Q100C0 from NXP Semiconductors is a 144-pin LQFP ARM7TDMI-S™ System-on-Chip microcontroller operating at up to 84 MHz, featuring 32 kB on-chip SRAM (16 kB TCM + 16 kB internal), an 8-channel 10-bit ADC, integrated touch screen controller, real-time clock, three capture/compare/PWM timers with watchdog, and a CAN 2.0B controller. It targets embedded industrial HMI and portable display terminals requiring integrated LCD control and fieldbus connectivity.
For engineers reviewing the LH75401N0Q100C0 datasheet, LH75401N0Q100C0 pinout, LH75401N0Q100C0 application, or LH75401N0Q100C0 equivalent, key selection criteria include its superset peripheral set versus LH75411, CAN 2.0B support, 12-bit LCD interface for VGA–XGA panels, and 5 V-tolerant I/O with single 3.3 V supply operation.
Technical Context
The LH75401N0Q100C0 integrates an ARM7TDMI-S core with AHB/APB bus architecture, supporting internal PLL-driven or external clock operation across 14–20 MHz crystal input range. Its memory subsystem includes tightly coupled memory for deterministic interrupt response and static memory controller with eight chip selects, byte-lane strobes, and wait-state support.
Peripherals are organized into dedicated functional blocks: a full-color LCD controller supporting STN/TFT/HR-TFT/AD-TFT with programmable timing and power sequencing signals; a synchronous serial port compatible with SPI/Microwire/SSI; and dual UARTs (U0/U1) plus high-speed UART2, all with configurable baud rates up to 3.2 Mbps under 70 MHz system clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM7TDMI-S™ - 32-bit RISC processor with JTAG debug, enabling deterministic real-time control and legacy ARM7 software compatibility. |
| Max Clock Speed | 84 MHz - achieved via internal PLL driven by 14–20 MHz crystal, delivering high throughput for graphics rendering and protocol stack execution. |
| On-chip Memory | 32 kB SRAM (16 kB TCM + 16 kB internal) - TCM provides zero-wait-state access for critical code/data; internal SRAM supports general-purpose buffering and frame storage. |
| LCD Interface | 12-bit parallel video bus supporting VGA (12-bit color), SVGA (8-bit palettized), and XGA (4-bit grayscale) - enables direct drive of diverse panel types without external timing logic. |
| CAN Interface | CAN 2.0B controller - supports standard and extended identifiers, message filtering, and error handling for industrial automation and vehicle subsystem communication. |
| Analog Input | 8-channel 10-bit ADC with dedicated touch-screen inputs (X+/X−, Y+/Y−, wiper) - allows resistive touch panel integration with hardware-accelerated coordinate calculation. |
| I/O Voltage | 5 V tolerant digital I/O on single 3.3 V supply - simplifies level-shifting in mixed-voltage systems and improves noise immunity in industrial environments. |
| Package | 144-pin LQFP (SOT486-1), 20 × 20 × 1.4 mm - surface-mount package with 0.5 mm pitch, suitable for automated assembly and thermal management in compact HMI designs. |
Pinout & Package
144-pin LQFP (SOT486-1), body size 20 × 20 × 1.4 mm, with exposed pad for thermal dissipation. Pin functions are multiplexed across 16 GPIO ports (A–I, P), memory interface (D[15:0], A[23:0], nCS[0:3], nWE, nOE), and dedicated peripherals including CAN, UARTs, SSP, LCD, ADC, timers, and JTAG.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nCS0 | Static Memory Controller Chip Select 0 | Active-low enable for primary external memory device; supports asynchronous SRAM, NOR flash, or FPGA configuration space. |
| CANTX / CANRX | CAN Bus Transmitter / Receiver | Differential pair interface to ISO 11898-compliant transceiver; requires external termination and common-mode choke for EMC compliance. |
| LCDDCLK / LCDEN / LCDVD[11:0] | LCD Panel Timing & Data | Generates pixel clock, data enable strobe, and 12-bit parallel video data - directly drives TFT/STN panels without external shift registers or timing ICs. |
| AN0–AN7 (PJ0–PJ7) | ADC Input Channels | Eight analog inputs including dedicated X+/X−, Y+/Y−, and wiper for 4-wire resistive touch screen digitization with hardware debouncing. |
| TMS / TCK / TDI / TDO / RTCK | JTAG Boundary Scan Interface | IEEE 1149.1-compliant test and debug port supporting in-circuit programming, emulation, and structural testing of PCB interconnects. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LCD Controller | Supports VGA (12-bit color), SVGA (8-bit palettized), and XGA (4-bit grayscale) resolutions with programmable polarity, blanking, and power sequencing for STN/TFT/HR-TFT/AD-TFT panels. |
| CAN 2.0B Peripheral | Full CAN protocol engine with message objects, acceptance filtering, and error confinement - eliminates need for external CAN controller in automotive and industrial network nodes. |
| Touch Screen Interface | Hardware-accelerated 4-wire resistive touch digitization with automatic coordinate calculation, debounce, and pen-down detection - reduces CPU load and firmware complexity. |
| Low-Power Operation | Three low-power modes (Standby, Sleep, Stop) with selective peripheral clock gating and wake-up sources including RTC alarm, external interrupts, and UART activity. |
| Memory Interface Flexibility | Configurable static memory controller with independent timing per chip select, byte-lane strobes (nBLE0/nBLE1), and wait-state insertion - supports heterogeneous memory map with mixed-speed devices. |
| 5 V Tolerant I/O | All digital I/O pins tolerate 5 V inputs while operating from 3.3 V supply - enables direct interfacing with legacy 5 V logic, sensors, and displays without level translators. |
Applications
| Industrial HMI Terminal | Portable Medical Display |
|---|---|
Use Scenario: Standalone operator interface for PLC-controlled machinery with local data logging and alarm visualization. IC Role / Device Role / Timing Role: Primary SoC executing real-time UI rendering, CAN bus communication with controllers, and touch input processing. Use Value: Integrated LCD controller and CAN 2.0B eliminate two external ICs; 32 kB SRAM accommodates bitmap fonts and screen buffers for responsive GUI updates. |
Use Scenario: Battery-powered patient monitor with graphical waveform display, touch navigation, and sensor data acquisition. IC Role / Device Role / Timing Role: Central controller managing LCD refresh, ADC sampling of biopotential signals, and low-power sleep/wake cycles. Use Value: 10-bit ADC with dedicated touch inputs enables precise electrode contact detection; low-power modes extend battery life beyond 8 hours. |
| Automotive Infotainment Subsystem | Smart Energy Meter Display |
Use Scenario: Secondary display unit in vehicle cabin showing climate, media, or navigation status via CAN backbone. IC Role / Device Role / Timing Role: CAN node with LCD output driving segmented or dot-matrix display; handles message filtering and local UI state. Use Value: CAN 2.0B controller supports both standard and extended frames used in OEM networks; 5 V tolerant I/O interfaces directly with automotive 5 V sensors. |
Use Scenario: DIN-rail mounted electricity meter with LCD readout, tariff switching, and tamper detection via touch or button input. IC Role / Device Role / Timing Role: Main MCU coordinating LCD update, RTC-based billing intervals, and secure EEPROM writes for consumption logs. Use Value: Real-time clock with 32.768 kHz crystal ensures accurate timekeeping for TOU billing; integrated touch interface replaces mechanical buttons for improved reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ARM7-based HMI applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LH75411N0Q100C0 | Omits CAN 2.0B controller; otherwise identical peripheral set, pinout, and memory map. | Suitable for non-networked display-only applications where CAN is unnecessary. | Select when CAN functionality is not required and cost reduction is prioritized over feature retention. |
| NXP LPC2478FBD208 | ARM7TDMI-S core at 72 MHz, 512 kB Flash, 98 kB RAM, no integrated LCD controller, but adds Ethernet MAC and USB OTG. | Better suited for network-connected gateways or data concentrators rather than display-centric HMIs. | Choose when Ethernet/USB host capability outweighs integrated LCD/CAN benefits and external display driver is acceptable. |
Compared with LH75411N0Q100C0, the LH75401N0Q100C0 adds CAN 2.0B for fieldbus integration without layout changes; versus LPC2478FBD208, it trades Flash/USB/Ethernet for on-chip LCD timing and touch support-reducing BOM count in display-focused designs.
Availability
LH75401N0Q100C0 is available at Aetrix Electronics and suitable for industrial HMI terminals, portable medical displays, automotive infotainment subsystems, and smart energy meter displays requiring stable component supply and long-term design continuity.
Supply support for LH75401N0Q100C0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
The LH75401 belongs to NXP's BlueStreak SoC family, designed specifically for cost-sensitive, display-intensive embedded applications requiring integrated graphics control, real-time responsiveness, and industrial-grade peripheral sets.
FAQ
What is the maximum system clock frequency supported by the LH75401N0Q100C0?
The LH75401N0Q100C0 supports a maximum CPU clock frequency of 84 MHz, achieved using its internal PLL with a 14–20 MHz crystal input. This frequency enables real-time execution of graphics rendering, touch processing, and CAN protocol stacks without external clock synthesis circuitry. The LH75401N0Q100C0 maintains timing integrity across all integrated peripherals-including LCD controller, UARTs, and timers-at this speed.
Does the LH75401N0Q100C0 include an integrated LCD controller, and what display resolutions does it support?
Yes, the LH75401N0Q100C0 includes a fully integrated color/grayscale LCD controller supporting VGA (12-bit direct color), SVGA (8-bit palettized), and XGA (4-bit grayscale) resolutions. It drives STN, TFT, HR-TFT, and AD-TFT panels via a 12-bit parallel video bus with programmable timing, polarity, and power sequencing signals such as LCDVEEEN, LCDVDDEN, and LCDDSPLEN. This eliminates the need for external display timing generators in most HMI designs.
How does the CAN 2.0B controller in the LH75401N0Q100C0 differ from the LH75411N0Q100C0 variant?
The LH75401N0Q100C0 includes a full CAN 2.0B controller with support for both standard (11-bit) and extended (29-bit) identifiers, message filtering, and error handling-while the LH75411N0Q100C0 omits this peripheral entirely. Both share identical pinout, memory map, LCD controller, and other peripherals. The CAN capability makes the LH75401N0Q100C0 suitable for automotive and industrial networked HMIs where fieldbus integration is required.
What power supply requirements does the LH75401N0Q100C0 have, and how is its I/O voltage tolerance implemented?
The LH75401N0Q100C0 operates from a single 3.3 V supply for its I/O ring (VDD/VSS), with separate core (VDDC/VSSC), PLL analog (VDDA_PLL/VSSA_PLL), and ADC analog (VDDA_ADC/VSSA_ADC) domains. All digital I/O pins are 5 V tolerant-enabling direct connection to 5 V logic, sensors, or displays without level-shifting components. This tolerance is implemented through robust input protection circuitry and verified across the full −40°C to +85°C operating temperature range.
Can the LH75401N0Q100C0 support resistive touch screen interfaces, and which pins are dedicated for this function?
Yes, the LH75401N0Q100C0 includes a hardware-accelerated 4-wire resistive touch screen interface with dedicated analog inputs: AN0 (UL/X+), AN1 (UR/X−), AN2 (LL/Y+), AN3 (LR/Y−), and AN4 (wiper). These pins connect directly to the touch panel, and the on-chip ADC performs coordinate calculation with built-in debouncing and pen-down detection-reducing firmware overhead and improving touch response accuracy in the LH75401N0Q100C0.
LH75401N0Q100C0,55 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Package/Case:
- 144-LQFP
- Series:
- BlueStreak ; LH7
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM7®
- Core Size:
- 32-Bit Single-Core
- Speed:
- 84MHz
- Connectivity:
- CANbus, EBI/EMI, Microwire, SPI, SSI, SSP, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT
- Number of I/O:
- 76
- Program Memory Size:
- -
- Program Memory Type:
- ROMless
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.7V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LH75401N0Q100C0,55 FAQ
1.How can I place an order for LH75401N0Q100C0,55 through Aetrix?
Please submit a Request for Quotation (RFQ) for LH75401N0Q100C0,55 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LH75401N0Q100C0,55 reliable?
The price and inventory of LH75401N0Q100C0,55 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LH75401N0Q100C0,55 is usually 5 days.
3.What payment methods are accepted for LH75401N0Q100C0,55?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LH75401N0Q100C0,55 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LH75401N0Q100C0,55?
LH75401N0Q100C0,55 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LH75401N0Q100C0,55 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LH75401N0Q100C0,55?
For technical support, including LH75401N0Q100C0,55 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LH75401N0Q100C0,55 requirements.
6.How does Aetrix verify that LH75401N0Q100C0,55 is sourced from the original manufacturer or authorized distributors?
All LH75401N0Q100C0,55 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LH75401N0Q100C0,55 meets industry standards.
7.What is the process for return or replacement of LH75401N0Q100C0,55?
All LH75401N0Q100C0,55 units undergo pre-shipment inspection (PSI). If there is an issue with LH75401N0Q100C0,55, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LH75401N0Q100C0,55 part is unused and in its original packaging.
Return procedure for LH75401N0Q100C0,55:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LH75401N0Q100C0,55 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

