STMicroelectronics LK112M13TR
- Part No.:
- LK112M13TR
- Manufacturer:
- STMicroelectronics
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LK112M13TR.pdf
- Description:
- IC REG LINEAR 1.3V 150MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:4,121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LK112M13TR from STMicroelectronics is a low-noise, low-dropout linear voltage regulator with integrated shutdown control and internal PNP pass transistor. It delivers up to 150 mA output current, maintains 350 mV dropout at full load, achieves 30 µVrms output noise (10 Hz–80 kHz), and supports 1.3 V fixed output voltage in SOT23-5L package - ideal for powering precision analog sensors and low-power microcontrollers in battery-operated IoT edge nodes.
For engineers reviewing the LK112M13TR datasheet, LK112M13TR pinout, LK112M13TR application, or LK112M13TR equivalent, key selection criteria include ultra-low quiescent current (0.1 µA in OFF mode), noise-bypass pin capability, thermal/overcurrent protection, and input voltage compatibility down to VOUT + 0.5 V for VOUT > 2 V - critical for energy-constrained portable designs.
Technical Context
The LK112M13TR implements a PNP-based LDO architecture enabling low dropout while maintaining stability with minimal external capacitance (1 µF input, 2.2 µF output). Its TTL/CMOS-compatible SHDN pin controls an internal electronic switch, reducing quiescent current below 100 nA in shutdown.
Output noise is actively suppressed via a dedicated Bypass pin accepting a 0.1 µF capacitor, lowering RMS noise to 30 µVrms. Internal protection includes thermal shutdown (TJ < 150 °C), current limiting, and short-circuit foldback - all operating without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.3 V ±2% - ensures stable biasing for 1.3 V logic rails and low-voltage ADC references. |
| Max Output Current | 150 mA - sufficient to power ARM Cortex-M0+ MCUs with peripherals active in sleep-wake cycles. |
| Dropout Voltage | 350 mV at 150 mA - enables regulation from 1.65 V input, extending battery life in single-cell Li-ion or alkaline systems. |
| Quiescent Current | 250 µA max in ON mode, 0.1 µA in OFF mode - minimizes standby drain in always-on sensor nodes. |
| Output Noise | 30 µVrms (10 Hz–80 kHz) with 0.1 µF bypass cap - meets noise requirements for precision op-amps and 12-bit+ SAR ADCs. |
| Input Voltage Range | 2.5 V to 14 V (for VOUT < 2 V); VOUT + 0.5 V to 14 V (for VOUT > 2 V) - supports wide-input industrial supply rails. |
| Supply Rejection | 55 dB at 400 Hz - suppresses ripple from switching pre-regulators in hybrid power architectures. |
Pinout & Package
SOT23-5L surface-mount package with exposed die attach flag for enhanced thermal dissipation (RthJA = 255 °C/W, RthJC = 81 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - SHDN | Logic-controlled enable input | Pulled high (>1.8 V) for regulation; ≤0.6 V disables output and reduces IQ to 0.1 µA. |
| 2 - GND | Power ground reference | Internally connected to die attach flag - improves thermal performance and reduces impedance path. |
| 3 - Bypass | Noise reduction node | Accepts 0.1 µF capacitor to shunt high-frequency noise, lowering output RMS noise to 30 µV. |
| 4 - OUT | Regulated voltage output | Delivers stable 1.3 V ±2% with load regulation of 25–90 mV across 1–150 mA. |
| 5 - IN | Unregulated input supply | Accepts 2.5–14 V input; requires ≥1 µF ceramic input capacitor for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low shutdown current | 0.1 µA max - extends shelf life and runtime in battery-backed memory or real-time clocks. |
| Dedicated noise-bypass pin | Enables 30 µVrms output noise with 0.1 µF capacitor - eliminates need for post-LDO filtering. |
| Internal overcurrent & thermal protection | Auto-shutdown at TJ > 150 °C or output short - prevents damage without external sensing circuitry. |
| TTL/CMOS-compatible enable logic | SHDN threshold: 1.8 V ON / 0.6 V OFF - interfaces directly with 1.8 V/3.3 V microcontroller GPIOs. |
| Low dropout with PNP pass element | 350 mV @ 150 mA - enables operation from marginal input sources like partially discharged batteries. |
Applications
| Wearable Health Sensor Node | Industrial Wireless Transmitter |
|---|---|
|
Use Scenario: Powering optical heart-rate sensor (PPG) and ultra-low-power MCU in compact wrist-worn device. IC Role / Device Role / Timing Role: Primary 1.3 V supply for analog front-end and digital core; provides clean, low-noise rail during motion-induced signal acquisition. Use Value: 30 µVrms noise and 0.1 µA shutdown current extend battery life beyond 7 days while preserving PPG SNR > 85 dB. |
Use Scenario: Regulating power for LoRaWAN sub-GHz transceiver and STM32WL MCU in remote environmental monitor. IC Role / Device Role / Timing Role: Stable 1.3 V rail for RF synthesizer VCO bias and ADC reference under varying temperature and battery voltage. Use Value: 350 mV dropout allows operation down to 1.65 V input - enabling full functionality until Li-SOCl₂ cell reaches end-of-life at 2.0 V. |
| Smart Meter Auxiliary Rail | Medical Point-of-Care Diagnostic Module |
|
Use Scenario: Generating isolated 1.3 V supply for metrology ADC and isolation driver in electricity meter. IC Role / Device Role / Timing Role: Secondary LDO after isolated DC-DC converter; rejects switching noise from primary side. Use Value: 55 dB PSRR at 400 Hz attenuates 100 kHz switching ripple by >300×, preventing harmonic aliasing in 16-bit metrology sampling. |
Use Scenario: Powering low-noise instrumentation amplifier and 12-bit SAR ADC in handheld blood glucose analyzer. IC Role / Device Role / Timing Role: Precision analog supply decoupled from digital subsystem; bypass pin minimizes broadband noise coupling. Use Value: Fixed 1.3 V output matches ADC reference scaling ratio; 2% tolerance ensures ±0.026 V absolute accuracy over temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AP2210K-13TRG1 | Higher dropout (500 mV @ 150 mA), no bypass pin, 50 µVrms noise | Lacks noise-reduction capability; unsuitable for <40 µV-sensitive analog chains | Choose only if board space prohibits 0.1 µF bypass cap and noise budget allows ≥50 µVrms |
| TPS7A0513PDBVR | Lower IQ (25 nA OFF), but higher noise (65 µVrms), no dedicated bypass pin | Better for ultra-long-term storage; worse for precision analog due to unfiltered noise floor | Select when shutdown current dominates design priority and analog SNR is not constrained |
Compared with AP2210K-13TRG1 and TPS7A0513PDBVR, the LK112M13TR uniquely balances ultra-low noise (30 µVrms with bypass), sub-µA shutdown, and 350 mV dropout - making it optimal where analog integrity and battery longevity coexist under tight PCB area constraints.
Availability
LK112M13TR is available at Aetrix Electronics and suitable for wearable health monitors, industrial wireless transmitters, smart meter auxiliary rails, and medical point-of-care diagnostic modules requiring stable component supply with guaranteed long-term manufacturability.
Supply support for LK112M13TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing silicon solutions for automotive, industrial, and consumer markets since 1987.
The LK112 series belongs to ST's precision analog LDO portfolio, engineered specifically for ultra-low-noise, low-quiescent-current regulation in space-constrained, battery-powered applications demanding high PSRR and thermal robustness.
FAQ
What is the minimum input voltage required for LK112M13TR to regulate 1.3 V output?
The LK112M13TR requires a minimum input voltage of 2.5 V, as specified for versions with VOUT < 2 V. This is due to internal headroom constraints of the PNP pass transistor and control circuitry - not the theoretical dropout limit. Operating below 2.5 V risks loss of regulation even if VIN − VOUT > 350 mV.
Can the Bypass pin be left unconnected?
Yes, the Bypass pin may be left floating or tied to GND if ultra-low noise is not required. However, doing so results in typical output noise of ~120 µVrms (vs. 30 µVrms with 0.1 µF). No instability or reliability impact occurs - the pin is internally high-impedance and only affects noise performance.
Does LK112M13TR support reverse polarity protection?
No, the LK112M13TR lacks built-in reverse-polarity protection. Applying negative voltage to IN or positive voltage to GND exceeds absolute maximum ratings (VI = −0.3 V min) and may cause permanent damage. External protection diodes or MOSFET-based circuits are required for reverse-voltage resilience.
How does thermal shutdown behave during sustained overload?
Under sustained output short-circuit, the LK112M13TR enters thermal shutdown when junction temperature exceeds 150 °C, disabling output. It remains latched off until TJ drops below ~135 °C (typical hysteresis), then automatically resumes regulation - no external reset is needed. This cycle repeats to limit average power dissipation and prevent package damage.
LK112M13TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 1.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 250 µA
- Current - Supply (Max):
- -
- PSRR:
- 55dB (400Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -30°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LK112M13TR FAQ
1.How can I place an order for LK112M13TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LK112M13TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LK112M13TR reliable?
The price and inventory of LK112M13TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LK112M13TR is usually 5 days.
3.What payment methods are accepted for LK112M13TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LK112M13TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LK112M13TR?
LK112M13TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LK112M13TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LK112M13TR?
For technical support, including LK112M13TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LK112M13TR requirements.
6.How does Aetrix verify that LK112M13TR is sourced from the original manufacturer or authorized distributors?
All LK112M13TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LK112M13TR meets industry standards.
7.What is the process for return or replacement of LK112M13TR?
All LK112M13TR units undergo pre-shipment inspection (PSI). If there is an issue with LK112M13TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LK112M13TR part is unused and in its original packaging.
Return procedure for LK112M13TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LK112M13TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

