STMicroelectronics LK112M55TR
- Part No.:
- LK112M55TR
- Manufacturer:
- STMicroelectronics
- Package:
- SC-74A, SOT-753
- Datasheet:
-
LK112M55TR.pdf
- Description:
- IC REG LINEAR 5.5V 150MA SOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:3,931
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LK112M55TR from STMicroelectronics is a low-noise, low-dropout linear voltage regulator with integrated shutdown control and 5.5 V fixed output. It delivers up to 150 mA, maintains 350 mV dropout at full load, achieves 30 µVrms output noise (10 Hz–80 kHz), and draws only 250 µA quiescent current in ON mode-ideal for battery-powered sensor nodes and portable instrumentation requiring stable, clean 5.5 V bias.
For engineers reviewing the LK112M55TR datasheet, LK112M55TR pinout, LK112M55TR application, or LK112M55TR equivalent, key selection criteria include its SOT23-5L package footprint, TTL/CMOS-compatible SHDN logic interface, internal thermal/current protection, and bypass-capacitor-enabled noise reduction capability.
Technical Context
The LK112M55TR uses an internal PNP pass transistor to achieve low dropout and supports input voltages from 6.0 V (VOUT + 0.5 V) to 14 V. Its shutdown function reduces quiescent current to ≤0.1 µA, and the Bypass pin accepts a 0.1 µF capacitor to suppress broadband output noise.
Thermal shutdown activates below 150 °C junction temperature, and overcurrent protection limits output to 150 mA under short-circuit conditions. Line regulation is ±20 mV across VI = VOUT + 1 V to VOUT + 6 V, and load regulation holds ±30 mV from 1 mA to 60 mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltage | Fixed 5.5 V ±2 % - ensures stable reference for 5 V-tolerant microcontrollers and analog front-ends |
| Max output current | 150 mA - sufficient to power low-power MCUs, RF transceivers, or precision ADCs without external boost |
| Dropout voltage | 350 mV at 150 mA - enables operation from 5.85 V input, extending battery life in single-cell Li-ion or dual-cell alkaline systems |
| Output noise | 30 µVrms (10 Hz–80 kHz, 0.1 µF bypass) - meets noise-sensitive requirements for audio codecs and high-resolution SAR ADCs |
| Quiescent current | 250 µA max in ON mode, 0.1 µA in OFF mode - minimizes standby drain in always-on IoT edge sensors |
| Input voltage range | 6.0 V to 14 V - compatible with regulated 9 V wall adapters and industrial 12 V rails |
| Thermal shutdown | Activates at <150 °C - protects against sustained overload in confined enclosures without external thermal monitoring |
Pinout & Package
Supplied in SOT23-5L package: compact 2.95 mm × 1.60 mm surface-mount outline with exposed die attach flag for enhanced thermal dissipation (RthJA = 255 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SHDN) | Shutdown control input | TTL/CMOS-compatible enable pin; device active when ≥1.8 V, disabled when ≤0.6 V - allows direct GPIO interfacing without level-shifting |
| 2 (GND) | Power ground | Internally connected to die attach flag - lowers thermal resistance and improves power handling in continuous 150 mA operation |
| 3 (BYPASS) | Noise reduction terminal | Accepts 0.1 µF ceramic capacitor to reduce output noise to 30 µVrms - critical for low-noise analog signal chains |
| 4 (OUT) | Regulated output | Delivers stable 5.5 V ±2 % to load; requires ≥2.2 µF output capacitor for stability per datasheet |
| 5 (IN) | Unregulated input | Accepts 6.0–14 V DC; must exceed VOUT + 0.5 V - defines minimum viable input for dropout-limited applications |
Key Features
| Feature | Design Value |
|---|---|
| Low-noise regulation | 30 µVrms output noise with 0.1 µF bypass cap - eliminates need for post-LDO RC filtering in precision analog stages |
| Ultra-low shutdown current | ≤0.1 µA at VIN = 8 V - extends shelf life of battery-backed memory and real-time clocks beyond 10 years |
| Integrated protection | Thermal shutdown + current limiting - removes requirement for external foldback circuitry in space-constrained designs |
| Wide input compatibility | Operates from VOUT + 0.5 V (6.0 V) to 14 V - supports both battery-derived and fixed industrial supply rails |
| Logic-level enable | SHDN pin compatible with 1.8 V/3.3 V/5 V logic families - simplifies integration with modern low-voltage MCUs and FPGAs |
Applications
| Portable Medical Sensors | Industrial Process Transmitters |
|---|---|
Use Scenario: Battery-powered ECG front-end with 24-bit delta-sigma ADC and BLE radio. IC Role / Device Role / Timing Role: Provides ultra-low-noise 5.5 V supply to ADC reference and op-amp signal chain. Use Value: 30 µVrms noise prevents degradation of ENOB; 250 µA quiescent current extends 200 mAh coin cell life to >6 months. |
Use Scenario: 4–20 mA loop-powered pressure transmitter with HART modulation. IC Role / Device Role / Timing Role: Generates stable 5.5 V rail for microcontroller and analog sensor conditioning from limited loop headroom. Use Value: 350 mV dropout enables operation with only 6.0 V available at sensor node - maximizes usable loop voltage margin. |
| Wireless Sensor Nodes | Test & Measurement Probes |
Use Scenario: LoRaWAN node with sub-GHz transceiver and MEMS accelerometer. IC Role / Device Role / Timing Role: Supplies clean 5.5 V to RF IC and digital logic during burst transmission. Use Value: SHDN pin allows MCU to disable regulator between transmissions, reducing average system current to <1 µA in sleep. |
Use Scenario: Handheld oscilloscope probe with active termination and local signal amplification. IC Role / Device Role / Timing Role: Delivers low-noise 5.5 V to high-speed comparators and buffer amplifiers. Use Value: Bypass pin decouples switching noise from sensitive analog paths, preserving signal integrity up to 100 MHz bandwidth. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-noise LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS7A2055PDBVR | Lower quiescent current (65 nA off, 65 µA on), but higher noise (50 µVrms) and no dedicated bypass pin | Better for ultra-low-power sleep modes; less suitable for noise-critical analog circuits | Select if system prioritizes nanowatt shutdown over sub-35 µV noise performance |
| MCP1703T-5502E/MB | Higher dropout (600 mV @ 250 mA), no shutdown pin, 40 µVrms noise with 10 nF bypass | Simpler enable-free design; lacks active noise suppression architecture | Choose when board space prohibits adding SHDN control logic and 350 mV dropout margin is acceptable |
Compared with TPS7A2055PDBVR and MCP1703T-5502E/MB, the LK112M55TR uniquely balances ultra-low noise, logic-controlled shutdown, and sub-400 mV dropout - making it optimal where analog fidelity, dynamic power gating, and minimal input headroom are simultaneously required.
Availability
LK112M55TR is available at Aetrix Electronics and suitable for portable medical sensors, industrial process transmitters, wireless sensor nodes, and test & measurement probes requiring stable component supply with guaranteed long-term manufacturability.
Supply support for LK112M55TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, designing and manufacturing analog, power, microcontroller, and sensor solutions for industrial, automotive, and consumer markets.
The LK112 series belongs to ST's precision linear regulator product line, engineered specifically for applications demanding low noise, low dropout, and intelligent power control in space- and power-constrained environments.
FAQ
What is the minimum input voltage required for stable 5.5 V output?
The LK112M55TR requires a minimum input voltage of 6.0 V - defined as VOUT + 0.5 V per datasheet specifications. Below this threshold, regulation fails and output drops linearly with input. This 0.5 V headroom is lower than standard LDOs, enabling use with marginal supplies like partially discharged Li-ion cells.
Can the Bypass pin be left unconnected?
Yes, the Bypass pin may be left floating or tied to GND, but doing so forfeits the low-noise benefit: output noise rises from 30 µVrms to ~120 µVrms. For noise-sensitive loads such as precision ADCs or RF synthesizers, a 0.1 µF X7R ceramic capacitor must be placed directly between BYPASS and GND, as specified in Section 4 of the datasheet.
Does the LK112M55TR require an input capacitor?
An input capacitor is not mandatory for stability but is strongly recommended: a 1 µF ceramic capacitor placed close to the IN pin suppresses high-frequency noise from upstream sources and improves transient response. The datasheet specifies CI = 1 µF in all electrical test conditions and typical characteristic plots.
How does thermal shutdown behave under sustained overload?
When junction temperature exceeds ~150 °C, the LK112M55TR disables the pass transistor and halts output. It remains latched off until temperature falls below ~135 °C (typical hysteresis), then automatically resumes regulation. This cycle repeats if overload persists - protecting the device without requiring external reset circuitry.
LK112M55TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- SC-74A, SOT-753
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 14V
- Voltage - Output (Min/Fixed):
- 5.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.35V @ 150mA
- Current - Output:
- 150mA
- Current - Quiescent (Iq):
- 250 µA
- Current - Supply (Max):
- -
- PSRR:
- 55dB (400Hz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -30°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-5
LK112M55TR FAQ
1.How can I place an order for LK112M55TR through Aetrix?
Please submit a Request for Quotation (RFQ) for LK112M55TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LK112M55TR reliable?
The price and inventory of LK112M55TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LK112M55TR is usually 5 days.
3.What payment methods are accepted for LK112M55TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LK112M55TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LK112M55TR?
LK112M55TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LK112M55TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LK112M55TR?
For technical support, including LK112M55TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LK112M55TR requirements.
6.How does Aetrix verify that LK112M55TR is sourced from the original manufacturer or authorized distributors?
All LK112M55TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LK112M55TR meets industry standards.
7.What is the process for return or replacement of LK112M55TR?
All LK112M55TR units undergo pre-shipment inspection (PSI). If there is an issue with LK112M55TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LK112M55TR part is unused and in its original packaging.
Return procedure for LK112M55TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LK112M55TR Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

