STMicroelectronics LK115D50
- Part No.:
- LK115D50
- Manufacturer:
- STMicroelectronics
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LK115D50.pdf
- Description:
- IC REG LINEAR 5V 100MA 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:4,187
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LK115D50 from STMicroelectronics is a very low-dropout linear voltage regulator delivering 5.0 V at up to 100 mA output current, featuring 0.17 V typical dropout at 60 mA, ±3% output voltage tolerance at 25 °C, and dual logic-controlled shutdown (active-HIGH on pin 2, active-LOW on pin 3). It targets battery-powered systems requiring ultra-low quiescent current (0.01 µA in off mode) and high PSRR (75 dB at 120 Hz).
For engineers reviewing the LK115D50 datasheet, LK115D50 pinout, LK115D50 application, or LK115D50 equivalent, key selection criteria include dual shutdown control logic compatibility, SO-8 footprint constraints, 2.2 µF minimum output capacitance requirement, and operation across –40 °C to 125 °C junction temperature range.
Technical Context
The LK115D50 integrates internal current and thermal limiting, operates with input voltages up to 20 V, and maintains regulation down to VI = VO + Vd (5.17 V min at 60 mA). Its supply voltage rejection is frequency-dependent: 75 dB at 120 Hz, dropping to 55 dB at 10 kHz.
Shutdown is implemented via two independent digital inputs: pin 2 accepts active-HIGH logic (0–0.5 V OFF, 2.4–VI ON), while pin 3 accepts active-LOW logic (VI–0.2–VI OFF, 0–VI–2.4 V ON); the truth table forbids simultaneous LOW on both pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 5.0 V ±3% at 25 °C; ±5% over –40 °C to 125 °C - ensures stable MCU core or sensor bias under thermal stress |
| Dropout Voltage | 0.17 V typ. at 60 mA - enables regulation from 5.17 V input, critical for single-cell LiFePO₄ or 2-cell alkaline systems |
| Quiescent Current | 0.01 µA in off mode; 0.28–0.5 mA in on mode - minimizes standby leakage in always-on IoT nodes |
| PSRR | 75 dB at 120 Hz - suppresses ripple from upstream switching converters feeding the LDO |
| Output Capacitance | 2.2 µF min (ESR 0.5–10 Ω) - allows use of low-cost ceramic capacitors without stability risk |
| Operating Temp | –40 °C to 125 °C junction - supports under-hood automotive or industrial motor-control environments |
| Shutdown Logic | Dual independent controls: pin 2 (active-HIGH), pin 3 (active-LOW) - enables flexible system-level power sequencing |
Pinout & Package
Package: SO-8 (ECOPACK®, lead-free, JEDEC standard). Dimensions per ST mechanical drawing: D = 4.80–5.00 mm, E = 3.80–4.00 mm, e = 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Input (VIN) | Main power input; rated up to 20 V DC - connects to unregulated rail or DC/DC output |
| 2 | ON/OFF Control (Active-HIGH) | Drives regulator ON when ≥2.4 V; OFF when ≤0.5 V - compatible with 3.3 V or 5 V GPIO |
| 3 | ON/OFF Control (Active-LOW) | Drives regulator ON when ≤(VIN–2.4 V); OFF when ≥(VIN–0.2 V) - interfaces directly to open-drain drivers |
| 4 | GND | Analog ground reference - must be low-impedance connection to minimize noise coupling |
| 5 | GND | Second ground terminal - improves thermal dissipation and reduces ground bounce in SO-8 layout |
| 6 | Output (VOUT) | Regulated 5.0 V output - requires 2.2 µF ceramic capacitor (X5R/X7R) placed within 3 mm |
| 7 | Bypass (CBYP) | 0.1 µF ceramic bypass for internal reference - decouples noise on bandgap circuitry |
| 8 | NC | No connect - left floating per datasheet; not internally bonded |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent shutdown controls | Enables hierarchical power management: one pin for microcontroller wake-up, another for hardware reset coordination |
| 0.17 V dropout at 60 mA | Extends battery runtime in portable devices by maintaining regulation deeper into discharge curve |
| 0.01 µA off-mode current | Reduces annual standby drain to <0.1 mAh - critical for 10-year coin-cell-powered sensors |
| 2.2 µF output capacitor support | Eliminates need for bulky tantalum or aluminum electrolytics, saving PCB area and cost |
| ±3% output accuracy at 25 °C | Meets tight tolerance requirements for analog front-ends and precision ADC references |
Applications
| Wireless Sensor Node | Automotive Body Controller |
|---|---|
Use Scenario: Sub-GHz or BLE sensor node powered by CR2032 or Li-SOCl₂ battery, transmitting temperature/humidity every 5 minutes. IC Role / Device Role / Timing Role: Primary 5 V LDO supplying RF transceiver, MCU I/O, and analog sensor interface. Use Value: 0.01 µA shutdown current extends battery life beyond 10 years; dual shutdown allows MCU- and external-wake control. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting in passenger vehicles. IC Role / Device Role / Timing Role: Local 5 V regulator for microcontroller, CAN transceiver logic, and LED driver ICs. Use Value: –40 °C to 125 °C rating ensures reliability in engine bay proximity; 75 dB PSRR cleans switch-mode supply noise. |
| Industrial PLC I/O Module | Medical Patient Monitor |
Use Scenario: DIN-rail mounted I/O expansion module with isolated analog inputs and relay outputs. IC Role / Device Role / Timing Role: Post-regulator for 5 V logic rails downstream of isolated DC/DC converter. Use Value: 2.2 µF ceramic stability simplifies layout in space-constrained modules; thermal shutdown prevents field failures. | Use Scenario: Portable vital signs monitor using ECG, SpO₂, and NIBP sensors, powered by rechargeable Li-ion. IC Role / Device Role / Timing Role: Low-noise 5 V supply for analog signal chain and display controller. Use Value: 110 µV RMS output noise avoids interference in microvolt-level ECG signals; dual shutdown enables clinical sleep mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar low-dropout voltage regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV70550DBVR | Lower IQ (250 nA off, 30 µA on), but only single shutdown pin and 50 mA max output | Suitable for ultra-low-power wearables, not for 100 mA loads or dual-control sequencing | Select if off-mode current is primary constraint and load ≤50 mA |
| MCP1825-5002E/DB | Higher dropout (350 mV @ 150 mA), no dual shutdown, but AEC-Q100 qualified and 150 mA capable | Preferred for automotive ECUs requiring qualification, where dual shutdown is not needed | Select for AEC-Q100 compliance and higher current, accepting higher dropout |
Compared with TLV70550DBVR and MCP1825-5002E/DB, the LK115D50 uniquely balances 100 mA capability, dual independent shutdown, and sub-0.2 V dropout - making it optimal for battery-powered systems needing flexible power-state control without sacrificing output current or thermal margin.
Availability
LK115D50 is available at Aetrix Electronics and suitable for wireless sensor nodes, automotive body controllers, and industrial PLC I/O modules requiring stable component supply, long-lifecycle availability, and RoHS-compliant packaging.
Supply support for LK115D50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power management ICs, sensors, and automotive-grade components.
The LK115XX series was developed specifically for ultra-low-power, high-reliability embedded systems - emphasizing minimal dropout, dual shutdown flexibility, and robust operation across extended temperature ranges.
FAQ
What is the minimum input voltage required for regulation at full 100 mA load?
The LK115D50 maintains regulation down to VIN = VOUT + Vd. At 100 mA, the maximum dropout is 0.2 V (per absolute max characterization), so minimum input is 5.2 V. However, datasheet test data shows 0.17 V typical at 60 mA; for 100 mA, design margin requires ≥5.25 V input to guarantee regulation across temperature and process variation.
Can both shutdown pins be driven simultaneously, and what happens if they conflict?
No - the truth table explicitly states "L H NOT ALLOWED" when pin 2 is LOW and pin 3 is HIGH. This condition violates internal logic and may cause undefined behavior or increased quiescent current. The device must be operated only in the three defined states: H/L (ON), H/H (OFF), or L/L (OFF).
Is an input bypass capacitor required, and what value is recommended?
Yes - a 0.1 µF ceramic capacitor (X5R/X7R) is required on the input pin (pin 1) per Figure 3 and Table 4 test conditions. It stabilizes the internal reference and improves transient response. Place it within 3 mm of pin 1 with short, low-inductance traces to prevent oscillation during load steps.
Does the LK115D50 support reverse-voltage protection or current limiting during short-circuit events?
Yes - the datasheet specifies internal current and thermal limiting. Short-circuit protection activates at ~120–200 mA (per Table 4), folding back output current to limit power dissipation. Thermal shutdown engages above 150 °C junction temperature. However, no reverse-voltage protection is integrated - external diode or MOSFET is required if reverse polarity is possible.
LK115D50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.17V @ 60mA (Typ)
- Current - Output:
- 100mA
- Current - Quiescent (Iq):
- 500 µA
- Current - Supply (Max):
- 3 mA
- PSRR:
- 75dB ~ 55dB (120Hz ~ 10kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
LK115D50 FAQ
1.How can I place an order for LK115D50 through Aetrix?
Please submit a Request for Quotation (RFQ) for LK115D50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LK115D50 reliable?
The price and inventory of LK115D50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LK115D50 is usually 5 days.
3.What payment methods are accepted for LK115D50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LK115D50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LK115D50?
LK115D50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LK115D50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LK115D50?
For technical support, including LK115D50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LK115D50 requirements.
6.How does Aetrix verify that LK115D50 is sourced from the original manufacturer or authorized distributors?
All LK115D50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LK115D50 meets industry standards.
7.What is the process for return or replacement of LK115D50?
All LK115D50 units undergo pre-shipment inspection (PSI). If there is an issue with LK115D50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LK115D50 part is unused and in its original packaging.
Return procedure for LK115D50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LK115D50 Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

