Texas Instruments LM20133MHX/NOPB
- Part No.:
- LM20133MHX/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20133MHX/NOPB.pdf
- Description:
- IC REG BUCK ADJ 3A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,747
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20133MHX/NOPB from Texas Instruments is a 3A synchronous buck regulator with peak current mode control, 2.95V–5.5V input range, and integrated 32 mΩ/36 mΩ high-side/low-side FETs. It delivers regulated output down to 0.8V with ±1.5% feedback accuracy, supports pre-biased startup, and targets point-of-load regulation for FPGA/DSP core supplies.
For engineers reviewing the LM20133MHX/NOPB datasheet, LM20133MHX/NOPB pinout, LM20133MHX/NOPB application, or LM20133MHX/NOPB equivalent, key selection criteria include its 410 kHz nominal switching frequency, SYNC pin compatibility with 500 kHz–1.5 MHz external clocks, precision enable threshold (1.18V typ), and HTSSOP-16 exposed-pad thermal performance.
Technical Context
The LM20133MHX/NOPB implements peak current mode control with nonlinear parabolic slope compensation-dynamically adjusted per output voltage-to ensure stability across 0.8V–5.5V VOUT without external loop tuning beyond COMP pin RC network. Its internal 2.7V sub-regulator (VCC) powers bias circuitry, while AVIN/AGND separation isolates analog reference paths from power-switch noise.
Protection architecture includes cycle-by-cycle overcurrent limiting (5.2A typ), thermal shutdown at 160°C with 10°C hysteresis, OVP at 108% of VFB with 3% hysteresis, and UVLO with 2.7V turn-on threshold and 45mV hysteresis. The PGOOD open-drain flag provides 16µs deglitching and 94% VFB rising threshold.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3A continuous-supports FPGA core rails and ASIC I/O banks without external current boosting. |
| Input Voltage Range | 2.95V to 5.5V-directly compatible with 3.3V and 5V system buses; excludes 2.5V or 1.8V inputs. |
| Feedback Voltage | 0.8V ±1.5%-sets minimum output at 0.8V; enables precise low-voltage regulation for modern processors. |
| Switching Frequency | 410 kHz nominal (no SYNC); 500 kHz–1.5 MHz synchronized-controls inductor size and EMI profile. |
| High-Side RDS(on) | 36 mΩ max at 3.5A-limits conduction loss at full load; requires thermal pad soldering for 3A operation. |
| Soft-Start Time | 1 ms internal default; adjustable via SS/TRK capacitor-prevents inrush into pre-biased loads like DDR memory rails. |
| Enable Threshold | 1.18V typical with 66 mV hysteresis-allows precise sequencing using resistor dividers from higher-voltage rails. |
Pinout & Package
LM20133MHX/NOPB uses a 16-pin HTSSOP package (PWP0016A) with exposed thermal pad (EP) electrically tied to PGND. The exposed pad must be soldered to PCB ground plane for thermal compliance at 3A load.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SS/TRK | Soft-start/Tracking control | 5 µA current source charges external cap for ramped startup; <0.8V input forces output tracking of external rail. |
| 2 FB | Feedback input | Connects to resistor divider from VOUT; regulates output by holding 0.8V at this node. |
| 3 PGOOD | Open-drain power-good flag | Pulls low when VOUT deviates >6% from target; requires 10–100 kΩ pull-up for system monitoring. |
| 4 COMP | Compensation node | External RC network sets loop crossover; enables stable operation with ceramic, polymer, or tantalum output caps. |
| 5 NC | No-connect | Must be tied to AGND to prevent floating node interference with analog bias circuitry. |
| 6,7 PVIN | Power input to switches | Low-impedance path for switch current; requires local 10–100 µF low-ESR ceramic capacitor. |
| 8,9 SW | Switch node | Drives external inductor; high dv/dt demands tight layout and optional snubber for EMI reduction. |
| 10,11 PGND | Power ground return | Carries high di/dt switch currents; must be separated from AGND and connected to EP for thermal path. |
| 12 EN | Enable control | 1.18V threshold enables device; hysteresis prevents chatter during supply ramp; float = disable. |
| 13 VCC | Internal 2.7V bias rail | Bypass with 1 µF ceramic cap close to pin; powers internal logic and error amplifier. |
| 14 AVIN | Analog supply input | Filtered input to analog bias circuitry; connect via RC filter from PVIN to reduce noise coupling. |
| 15 AGND | Analog ground reference | Quiet ground for FB, COMP, and error amp; tie to PGND only at single point near EP. |
| 16 SYNC | Frequency synchronization | Accepts 500 kHz–1.5 MHz external clock; rising edge locks high-side turn-on; float = 410 kHz free-run. |
| EP | Exposed thermal pad | Weakly connected to PGND; must be soldered to large PCB copper area for θJA = 38°C/W rating. |
Key Features
| Feature | Design Value |
|---|---|
| Nonlinear slope compensation | Parabolic ramp adapts to VOUT-ensures stable current-mode control across 0.8V–5.5V without manual tuning. |
| Pre-biased startup | SW remains high-impedance until SS/TRK voltage exceeds FB-prevents reverse current into powered loads like FPGAs. |
| Diode emulation mode | Disables low-side FET at zero inductor current-eliminates reverse conduction loss and improves light-load efficiency. |
| Adjustable soft-start | Capacitor on SS/TRK sets ramp time; avoids input bus droop and enables monotonic power-up for multi-rail systems. |
| Integrated protection suite | OVP, UVP, thermal shutdown, and cycle-by-cycle current limit operate independently-no external fault management needed. |
Applications
| Processor Core Supply | FPGA I/O Bank Regulation |
|---|---|
|
Use Scenario: Powering ARM Cortex-A series CPU cores requiring 1.0V @ 2.5A with tight transient response. IC Role / Device Role / Timing Role: Primary synchronous buck converter delivering regulated VDD_CORE; manages load steps up to 2A/µs via fast current-mode loop. Use Value: 97% peak efficiency at 1.0V/2.5A reduces thermal load on dense CPU packages; PGOOD enables safe boot sequencing. |
Use Scenario: Generating 1.8V or 2.5V for Xilinx Artix-7 FPGA I/O banks with independent voltage tracking. IC Role / Device Role / Timing Role: Secondary buck regulator tracking a higher master rail (e.g., 3.3V) via SS/TRK pin for controlled ramp alignment. Use Value: Eliminates need for external tracking ICs; ensures I/O banks power up after configuration voltage to prevent latch-up. |
| Optical Transceiver Module | Industrial PLC Digital I/O |
|
Use Scenario: Providing 3.3V @ 1.2A to SFP+ transceiver PHYs in telecom line cards with strict EMI limits. IC Role / Device Role / Timing Role: Noise-sensitive buck regulator synchronized to system clock via SYNC pin to shift switching harmonics out of critical bands. Use Value: 500 kHz–1.5 MHz sync range allows placement of fundamental and harmonics away from 1.25G/2.5G data lanes. |
Use Scenario: Delivering 5V @ 1.5A to isolated digital I/O drivers in DIN-rail mounted PLCs operating from 24V DC input. IC Role / Device Role / Timing Role: Input-stage buck converter stepping 24V down to 5V intermediate rail; withstands industrial temperature (-40°C to +125°C). Use Value: Integrated 32 mΩ/36 mΩ FETs and thermal pad support full 3A derating at 85°C ambient-reduces heatsink requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54332DR | Fixed 570 kHz frequency; no SYNC pin; 0.8V reference; 3.5A current limit; SOIC-8 package. | Lacks frequency synchronization and tracking capability; smaller thermal footprint but lower current headroom. | Select when board space is constrained and fixed-frequency operation suffices; not suitable for multi-converter sync or rail tracking. |
| LM2678SD-ADJ/NOPB | 1A output; 63V max input; external MOSFETs; 260 kHz fixed frequency; TO-263-5 package. | Designed for wide-input industrial supplies; lacks integrated FETs, soft-start adjustability, and PGOOD. | Choose for high-input-voltage (>12V) step-down where LM20133MHX/NOPB's 5.5V VIN limit is insufficient. |
Compared with TPS54332DR and LM2678SD-ADJ/NOPB, LM20133MHX/NOPB uniquely combines 3A capability, SYNC pin flexibility, SS/TRK tracking, and HTSSOP thermal performance-making it optimal for compact, multi-rail embedded systems requiring precise sequencing and EMI control.
Availability
LM20133MHX/NOPB is available at Aetrix Electronics and suitable for FPGA power delivery, optical transceiver modules, and industrial PLC I/O regulation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM20133MHX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 90 years of innovation in high-reliability components.
The LM20133MHX/NOPB belongs to TI's PowerWise® synchronous buck regulator family, engineered for high-efficiency, low-voltage point-of-load conversion in space-constrained digital systems such as processors, FPGAs, and communications infrastructure.
FAQ
What is the maximum output current capability of the LM20133MHX/NOPB?
The LM20133MHX/NOPB delivers up to 3A of continuous output current under thermal-limited conditions. Its 32 mΩ high-side and 36 mΩ low-side integrated FETs, combined with the HTSSOP-16 exposed pad, enable this rating when the PCB provides adequate copper area for heat dissipation. Peak current limit is specified at 5.2A typical, supporting brief transients beyond 3A.
Does the LM20133MHX/NOPB support startup into a pre-biased output?
Yes, the LM20133MHX/NOPB supports pre-biased startup. During power-up, it does not sink current from the output-even if VOUT is already present-until the internal soft-start ramp on the SS/TRK pin exceeds the voltage at the FB pin. This prevents reverse current flow through load parasitics, protecting devices like FPGAs and ASICs during multi-rail sequencing.
How is the switching frequency set on the LM20133MHX/NOPB?
The LM20133MHX/NOPB operates at approximately 410 kHz when the SYNC pin is left unconnected or grounded. To synchronize to an external clock, apply a clean square wave between 500 kHz and 1.5 MHz to the SYNC pin, with logic-high ≥2.0V and logic-low ≤0.8V. The high-side FET turn-on is locked to the rising edge of the SYNC signal.
What is the purpose of the AVIN and AGND pins on the LM20133MHX/NOPB?
The AVIN pin supplies filtered power to the internal analog bias circuitry-including the error amplifier and reference-while AGND serves as the quiet ground reference for those same circuits. AVIN must be connected to PVIN through an RC filter (e.g., 10Ω + 1µF) to suppress switch-node noise; AGND must be tied to PGND at a single point near the exposed pad to avoid ground loops and maintain feedback accuracy.
Can the LM20133MHX/NOPB be used to track another voltage rail?
Yes, the LM20133MHX/NOPB supports voltage tracking via the SS/TRK pin. When driven by an external voltage source below 0.8V, the output tracks that source with ±15 mV accuracy relative to the FB pin. This enables coordinated power-up of multiple rails-such as FPGA core and I/O voltages-without additional tracking ICs or complex sequencing controllers.
LM20133MHX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- PowerWise®
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 4.68V
- Current - Output:
- 3A
- Frequency - Switching:
- 410kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM20133MHX/NOPB FAQ
1.How can I place an order for LM20133MHX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20133MHX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20133MHX/NOPB reliable?
The price and inventory of LM20133MHX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20133MHX/NOPB is usually 5 days.
3.What payment methods are accepted for LM20133MHX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20133MHX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20133MHX/NOPB?
LM20133MHX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20133MHX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20133MHX/NOPB?
For technical support, including LM20133MHX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20133MHX/NOPB requirements.
6.How does Aetrix verify that LM20133MHX/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20133MHX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20133MHX/NOPB meets industry standards.
7.What is the process for return or replacement of LM20133MHX/NOPB?
All LM20133MHX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20133MHX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20133MHX/NOPB part is unused and in its original packaging.
Return procedure for LM20133MHX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20133MHX/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

