Texas Instruments LM20134MHX/NOPB
- Part No.:
- LM20134MHX/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20134MHX/NOPB.pdf
- Description:
- IC REG BUCK ADJ 4A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,178
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20134MHX/NOPB from Texas Instruments is a 4A synchronous buck regulator with peak current mode control, 2.95V–5.5V input range, and adjustable 0.8V output voltage. It integrates 32 mΩ high-side and low-side FETs, supports frequency synchronization up to 1.5 MHz, and delivers 97% peak efficiency in HTSSOP-16EP package for FPGA/DSP core rail applications.
For engineers reviewing the LM20134MHX/NOPB datasheet, LM20134MHX/NOPB pinout, LM20134MHX/NOPB application, or LM20134MHX/NOPB equivalent, key selection considerations include pre-biased start-up capability, ±10 mV SS/TRK tracking accuracy, 6.4A current limit tolerance, soft-start programmability via external capacitor, and thermal shutdown at 160°C with 10°C hysteresis.
Technical Context
The LM20134MHX/NOPB implements peak current mode control with nonlinear parabolic slope compensation-dynamically adjusted per output voltage-to ensure stability across 0.8V–VIN−0.3V output range without external loop tuning beyond COMP pin RC network. Its internal 2.7V VCC regulator powers bias circuitry, while AVIN/AGND separation isolates analog reference paths from power-switch noise.
Operation includes diode emulation at light loads (below ~100 mA), cycle-skipping for ultra-low quiescent current (3.5 mA typ), and precise enable threshold (1.18V typ, 66 mV hysteresis) enabling controlled multi-rail sequencing. The SYNC pin accepts 500 kHz–1.5 MHz external clocks with logic-level thresholds of 0.8V/2.0V and <10 nA leakage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4A continuous; supports transient peaks up to 6.4A before current-limit foldback |
| Input Voltage Range | 2.95V to 5.5V; UVLO activates at 2.7V (rising) with 45 mV hysteresis |
| Feedback Reference | 0.8V ±12 mV (0.788–0.812V); sets regulated output via RFB1/RFB2 divider |
| Switching Frequency | 410 kHz (internal default); synchronizable from 500 kHz to 1.5 MHz via SYNC pin |
| FET On-Resistance | 36 mΩ (high-side) / 32 mΩ (low-side) at 3.5A; enables high-efficiency operation at 1.2V/4A |
| Soft-Start Control | SS/TRK pin sources 4.5 µA (typ); 1 µF capacitor yields ~220 ms ramp time to full output |
| Power Good Threshold | 94% of VFB (±2%) rising edge; 16 µs deglitch time prevents false fault triggering |
Pinout & Package
LM20134MHX/NOPB uses a 16-pin HTSSOP package with exposed thermal pad (Package Number PWP0016A). The exposed pad must be soldered to PCB ground plane for thermal performance (θJA = 38°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SS/TRK | Soft-Start or Tracking Input | 4.5 µA internal current source charges external capacitor; also accepts external voltage for output tracking within ±15 mV of FB |
| 2 FB | Feedback Input | Connects to resistor divider; regulates output to 0.8V reference; 1 nA bias current minimizes divider error |
| 3 PGOOD | Open-Drain Power-Good Output | Asserts low when VOUT drops below 94% of VFB; requires 10–100 kΩ pull-up for logic interface |
| 4 COMP | Compensation Node | Connects external RC network to stabilize current-mode loop; transconductance = 510 µmho |
| 5 NC | No Connect | Must be tied to AGND for proper operation; not internally connected |
| 6,7 PVIN | Power Input Supply | High-current path to internal FETs; requires local low-ESR ceramic capacitor (e.g., 100 µF) |
| 8,9 SW | Switch Node | Drives external inductor; transitions between PVIN and PGND; high dV/dt demands careful layout |
| 10,11 PGND | Power Ground | Return path for switch currents; separate from AGND to prevent noise coupling into feedback |
| 12 EN | Enable Input | Turn-on threshold = 1.18V (typ); 66 mV hysteresis enables clean rail sequencing without external Schmitt trigger |
| 13 VCC | Internal Sub-Regulator Output | 2.7V supply for internal circuitry; bypass with 1 µF ceramic capacitor to minimize noise |
| 14 AVIN | Analog Supply Input | Filtered input to analog bias generator; connect via RC filter (e.g., 10 Ω + 1 µF) from PVIN |
| 15 AGND | Analog Ground | Quiet reference for error amplifier and reference; tie to system ground at single point near AVIN |
| 16 SYNC | Frequency Synchronization Input | Accepts external clock; locks high-side FET turn-on to rising edge; 10 nA leakage preserves timing integrity |
| EP | Exposed Thermal Pad | Electrically tied to PGND; solder to large PCB copper area for thermal dissipation and EMI reduction |
Key Features
| Feature | Design Value |
|---|---|
| Pre-biased Start-Up | Enables safe startup into existing output voltage; no sinking current until SS/TRK > FB voltage |
| Nonlinear Slope Compensation | Parabolic ramp adapts to output voltage-ensures stable current-mode control across full 0.8V–5.2V range |
| Integrated OVP & UVP Protection | OVP triggers at 108% of VFB (±3% hysteresis); UVP disables switching but retains PGOOD assertion |
| Diode Emulation Mode | Eliminates reverse inductor current at light loads; improves efficiency without requiring external diode |
| Adjustable Soft-Start | External capacitor on SS/TRK sets monotonic ramp time; avoids input inrush and load stress during power-up |
Applications
| Processor Core Supply | FPGA I/O Bank Regulation |
|---|---|
Use Scenario: Powering ARM Cortex-A series SoCs requiring 1.0V @ 3.5A with tight transient response. IC Role / Device Role / Timing Role: Primary core voltage regulator delivering fast load-step response (<10 µs recovery) using peak current mode control and 1.2 µH inductor. Use Value: 97% peak efficiency reduces thermal load on dense processor PCBs; pre-bias startup prevents damage during multi-rail sequencing. |
Use Scenario: Generating configurable 1.8V/2.5V/3.3V I/O rails for Xilinx Artix-7 FPGA banks with independent enable control. IC Role / Device Role / Timing Role: Independent point-of-load regulator with precision EN pin enabling per-bank power sequencing aligned to configuration state machine. Use Value: Adjustable soft-start via SS/TRK capacitor ensures monotonic voltage ramp; PGOOD signals readiness to FPGA configuration logic. |
| Optical Line Card Bias | Industrial PLC CPU Module |
Use Scenario: Providing stable 3.3V @ 2.8A to laser driver ICs in 10Gbps SFP+ modules where EMI must stay below CISPR-22 Class B limits. IC Role / Device Role / Timing Role: Synchronized buck converter locked to system clock (via SYNC pin) to shift switching harmonics away from sensitive RF bands. Use Value: 500 kHz–1.5 MHz synchronization range enables deterministic EMI placement; HTSSOP-EP package aids heat spreading in confined optical housings. |
Use Scenario: Regulating 1.2V for dual-core ARM Cortex-R5F CPU in DIN-rail mounted PLC with extended temperature (-40°C to +85°C) requirement. IC Role / Device Role / Timing Role: Industrial-grade DC-DC stage with thermal shutdown (160°C) and wide-input (2.95V–5.5V) supporting 24V nominal bus with brownout tolerance. Use Value: 32 mΩ integrated FETs sustain 4A output without external MOSFETs; AGND/AVIN isolation maintains ADC reference stability amid motor drive noise. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS544B20RTWR | 4A, 4.5V–18V input, 0.6V–5.5V output; uses D-CAP2 control; 3.5 mm × 3.5 mm QFN-16 | Better suited for higher-input industrial buses; lacks pre-bias startup and SS/TRK tracking | Select when input exceeds 5.5V or board space is constrained; verify loop stability with ceramic output caps |
| MP2315DJ-LF-Z | 4A, 4.5V–28V input, 0.8V–15V output; constant-on-time control; SOIC-8 package | Higher VIN range but lower efficiency at 5V→1.2V; no SYNC or PGOOD; no pre-bias support | Choose for cost-sensitive 24V systems where footprint and feature count are secondary to BOM cost |
Compared with TPS544B20RTWR and MP2315DJ-LF-Z, LM20134MHX/NOPB uniquely combines 2.95V–5.5V optimization, pre-biased startup, and SS/TRK tracking-making it the preferred choice for 3.3V/5V bus-fed FPGA, DSP, and ASIC core supplies demanding precise sequencing and rail-to-rail compatibility.
Availability
LM20134MHX/NOPB is available at Aetrix Electronics and suitable for FPGA core supplies, industrial PLC CPU modules, optical line card biasing, and broadband networking infrastructure requiring stable component supply and long-term production continuity.
Supply support for LM20134MHX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability power conversion.
The LM20134MHX/NOPB belongs to TI's PowerWise® synchronous buck regulator family, engineered for high-efficiency, low-noise point-of-load regulation in space-constrained digital systems such as processors, FPGAs, and communications equipment.
FAQ
What is the maximum supported switching frequency for LM20134MHX/NOPB?
The LM20134MHX/NOPB supports external frequency synchronization from 500 kHz to 1.5 MHz via the SYNC pin. When SYNC is left unconnected, the device operates at its internal oscillator frequency of approximately 410 kHz. Operation above 1.5 MHz is not guaranteed and may cause instability or loss of regulation.
Does LM20134MHX/NOPB support startup into a pre-biased output?
Yes, LM20134MHX/NOPB supports pre-biased start-up. During startup, it will not sink current from a pre-charged output until the SS/TRK pin voltage exceeds the FB pin voltage. This prevents reverse current flow through load parasitics-critical for FPGA and ASIC applications where multiple rails power up asynchronously.
How is output voltage accuracy determined for LM20134MHX/NOPB?
LM20134MHX/NOPB achieves output voltage accuracy via an internal 0.8V reference with ±12 mV tolerance (0.788V to 0.812V) over temperature and line. Combined with resistor divider tolerance and layout parasitics, typical system-level accuracy is ±1.5% at full load. The FB pin's 1 nA bias current minimizes divider error.
What thermal protection features does LM20134MHX/NOPB include?
LM20134MHX/NOPB incorporates thermal shutdown that activates at 160°C junction temperature with 10°C hysteresis. Upon trip, the device tri-states both FETs and resets soft-start. Recovery begins automatically once junction temperature falls to ~150°C, then resumes normal startup sequence-no external reset required.
Can LM20134MHX/NOPB be synchronized to other converters in a multi-phase design?
Yes, LM20134MHX/NOPB can be synchronized to external clocks or other converters' SYNC outputs (e.g., LM20154). Its SYNC pin accepts TTL/CMOS-compatible signals (VIH ≥ 2.0V, VIL ≤ 0.8V) and locks high-side turn-on to the rising edge. This enables out-of-phase operation to reduce input ripple and EMI in multi-regulator systems.
LM20134MHX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- PowerWise®
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 4.68V
- Current - Output:
- 4A
- Frequency - Switching:
- 410kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM20134MHX/NOPB FAQ
1.How can I place an order for LM20134MHX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20134MHX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20134MHX/NOPB reliable?
The price and inventory of LM20134MHX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20134MHX/NOPB is usually 5 days.
3.What payment methods are accepted for LM20134MHX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20134MHX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20134MHX/NOPB?
LM20134MHX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20134MHX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20134MHX/NOPB?
For technical support, including LM20134MHX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20134MHX/NOPB requirements.
6.How does Aetrix verify that LM20134MHX/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20134MHX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20134MHX/NOPB meets industry standards.
7.What is the process for return or replacement of LM20134MHX/NOPB?
All LM20134MHX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20134MHX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20134MHX/NOPB part is unused and in its original packaging.
Return procedure for LM20134MHX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20134MHX/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

