Texas Instruments LM20136MH/NOPB
- Part No.:
- LM20136MH/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20136MH/NOPB.pdf
- Description:
- IC REG BUCK ADJ 6A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20136MH/NOPB from Texas Instruments is a 6A synchronous buck regulator with peak current mode control, operating from 2.95V–5.5V input and delivering adjustable output down to 0.8V. It integrates 16mΩ low-side and 20mΩ high-side MOSFETs, supports frequency synchronization up to 1.5 MHz, and features pre-bias startup-used in FPGA, ASIC, and DSP power rails.
For engineers reviewing the LM20136MH/NOPB datasheet, LM20136MH/NOPB pinout, LM20136MH/NOPB application, or LM20136MH/NOPB equivalent, key selection considerations include its 410 kHz default switching frequency, soft-start/tracking dual-function SS/TRK pin, integrated OVP/UVLO/thermal shutdown, and HTSSOP-16 exposed-pad thermal performance.
Technical Context
The LM20136MH/NOPB implements peak current mode control with nonlinear (parabolic) slope compensation-dynamically adjusted per output voltage to ensure stability across 0.8V–5V VOUT range. Its internal 2.7V sub-regulator powers bias circuitry via VCC, while AVIN/AGND provide isolated analog supply and ground for error amplifier precision.
Switching is synchronized via SYNC pin (500 kHz–1.5 MHz), with automatic fallback to ~410 kHz if SYNC is grounded. The device enters diode emulation mode below critical conduction boundary and skips pulses at very light loads (<100 mA) to maintain efficiency.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 6 A continuous-supports high-current digital loads without external FETs or heatsinks. |
| Input Voltage Range | 2.95 V to 5.5 V-compatible with 3.3 V and 5 V system buses. |
| Feedback Reference | 0.8 V ±1.5%-enables precise low-voltage regulation (e.g., 1.2 V, 1.5 V, 1.8 V) using standard resistor dividers. |
| Switching Frequency | 410 kHz (internal) or 500 kHz–1.5 MHz (SYNC-synchronized)-allows optimization of inductor size vs. EMI. |
| Current Limit Threshold | 8.5 A typical (±10% over −40°C to +125°C)-enables smaller inductors with lower saturation ratings. |
| Thermal Shutdown | 160 °C with 10 °C hysteresis-protects against sustained overload or poor PCB thermal design. |
| Power Good Accuracy | ±2% window around VFB (92–96% rising, 94–96% falling)-ensures reliable rail sequencing in multi-supply systems. |
Pinout & Package
LM20136MH/NOPB uses a 16-pin HTSSOP package with exposed thermal pad (EP), optimized for surface-mount thermal dissipation on 4-layer PCBs (θJA = 25°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SS/TRK | Soft-start or tracking control | 5 µA internal current source charges external capacitor for controlled ramp; also accepts external voltage for rail tracking. |
| FB | Feedback input | Connects to resistor divider; regulates output by comparing to 0.8 V internal reference. |
| PGOOD | Open-drain power-good indicator | Sinks current when VOUT is within ±2% of target-requires 10–100 kΩ pull-up for sequencing. |
| COMP | Compensation node | External RC network sets loop crossover and phase margin-only two components needed for stable operation. |
| PVIN (Pins 6,7) | Power input to switches | High-current path for input supply; must be decoupled with low-ESR capacitor near pins. |
| SW (Pins 8,9) | Switch node | Drives external inductor; transitions between PVIN and PGND; requires careful layout to minimize ringing. |
| PGND (Pins 10,11) | Power ground return | Low-impedance return for switch currents-must be separated from AGND and tied at single point. |
| EN | Precision enable input | Turn-on threshold 1.18 V ±66 mV hysteresis-supports accurate input-voltage sequencing via resistor divider. |
| VCC | Internal 2.7 V sub-regulator output | Bypass with 1 µF ceramic capacitor-powers gate drivers and internal logic. |
| AVIN / AGND | Analog supply and quiet ground | Must connect AVIN to PVIN via RC filter; AGND is isolated analog reference for FB/COMP accuracy. |
| SYNC | Frequency synchronization input | Accepts external clock (0.8 V low / 2 V high); grounds to default to 410 kHz operation. |
| NC (Pin 5) | No-connect | Must be connected to GND for proper operation-functionally tied internally but requires external grounding. |
| EP | Exposed thermal pad | Weakly tied to GND; soldering to PCB ground plane reduces θJA and improves thermal reliability. |
Key Features
| Feature | Design Value |
|---|---|
| Nonlinear slope compensation | Parabolic ramp adapts to output voltage-eliminates need for manual slope tuning across 0.8–5 V VOUT range. |
| Pre-bias startup capability | Does not sink current during startup if VOUT > 0-prevents damage to FPGA/ASIC outputs coupled through parasitic paths. |
| Diode emulation mode | Disables reverse inductor current at light loads-reduces conduction losses and maintains >85% efficiency at 100 mA. |
| Integrated protection suite | OVP (108% VFB), UVLO (2.7 V with 45 mV hysteresis), thermal shutdown (160 °C), and cycle-by-cycle current limiting. |
| Adjustable soft-start | External capacitor on SS/TRK sets ramp time-avoids input inrush and enables monotonic startup for PGOOD-dependent systems. |
Applications
| FPGA Core Power | DSP I/O Supply |
|---|---|
Use Scenario: Powers 1.2 V core rail of Xilinx Kintex-7 or Intel Arria 10 FPGA during configuration and active operation. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering up to 6 A with tight load-transient response and PGOOD sequencing. Use Value: Pre-bias startup prevents back-driving of partially powered FPGA banks; 0.8 V reference enables precise 1.2 V regulation via RFB1/RFB2. | Use Scenario: Supplies 3.3 V I/O bank for TI C66x DSPs in telecom baseband processing units. IC Role / Device Role / Timing Role: Secondary buck converter synchronized to main system clock via SYNC pin to reduce beat-frequency EMI. Use Value: 500 kHz–1.5 MHz synchronization avoids noise coupling into sensitive ADC/DAC signal chains. |
| ASIC Memory Interface | Optical Transceiver Bias |
Use Scenario: Generates 1.5 V supply for DDR3 memory controllers in networking ASICs (e.g., Broadcom BCM56xx). IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator with fast line/load transient response for burst-mode memory access. Use Value: 97% peak efficiency minimizes board-level heat; COMP pin allows custom loop shaping for <10 µs recovery from 2 A step load. | Use Scenario: Provides stable 2.5 V bias for laser driver ICs in SFP+ optical modules. IC Role / Device Role / Timing Role: Low-noise, well-regulated auxiliary supply with tracking capability to follow primary 3.3 V rail during hot-plug events. Use Value: SS/TRK pin configured for voltage tracking ensures coordinated ramp-up/down with host controller supply-prevents latch-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54620RGYT | 6 A, 4.5–17 V input, 500 kHz–2 MHz sync range, no pre-bias startup | Better suited for higher-input industrial rails; lacks SS/TRK tracking function | Select when input exceeds 5.5 V or higher-frequency sync (>1.5 MHz) is required. |
| MP2315DJ-LF-Z | 6 A, 4.5–28 V input, fixed 500 kHz, no sync or tracking, lower quiescent current (25 µA) | Cost-optimized for non-sequenced consumer applications; no PGOOD or precision EN | Choose for simpler, lower-cost 5 V–12 V systems where rail coordination is not required. |
Compared with TPS54620RGYT and MP2315DJ-LF-Z, the LM20136MH/NOPB uniquely combines 2.95–5.5 V input compatibility, pre-bias startup, SS/TRK tracking, and 410 kHz default frequency-making it optimal for tightly sequenced, low-voltage digital power in FPGA/ASIC platforms.
Availability
LM20136MH/NOPB is available at Aetrix Electronics and suitable for FPGA core power, DSP I/O supply, ASIC memory interface, optical transceiver bias, and multi-rail embedded systems requiring stable component supply and long-term production continuity.
Supply support for LM20136MH/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion ICs.
The LM20136MH/NOPB belongs to TI's high-current synchronous buck regulator product line, designed specifically for low-voltage, high-efficiency point-of-load power delivery in FPGA, DSP, and ASIC applications demanding precise sequencing and robust fault protection.
FAQ
What is the minimum recommended output voltage for LM20136MH/NOPB?
The LM20136MH/NOPB supports an adjustable output voltage down to 0.8 V, set by the feedback resistor divider connected to the FB pin. This 0.8 V reference is trimmed to ±1.5% over temperature, enabling accurate 1.0 V, 1.2 V, or 1.5 V rails for modern digital ICs. Operation below 0.8 V is not supported, as the internal error amplifier reference is fixed.
Does LM20136MH/NOPB support startup into a pre-biased output?
Yes, the LM20136MH/NOPB supports pre-bias startup: when VOUT is non-zero at enable, the device will not sink current from the output until the SS/TRK voltage exceeds the FB voltage. This prevents back-driving of powered loads such as FPGA I/O banks or memory interfaces, avoiding potential damage or system lockup during hot-insertion scenarios.
How does the LM20136MH/NOPB handle frequency synchronization?
The LM20136MH/NOPB uses its SYNC pin to accept external clock signals from 500 kHz to 1.5 MHz. The high-side switch locks to the rising edge of SYNC; logic thresholds are 0.8 V (low) and 2.0 V (high). If SYNC is grounded, the device operates at ~410 kHz. This capability enables EMI reduction in multi-converter systems and avoids interference with sensitive RF or data acquisition circuits.
What thermal performance can be expected from LM20136MH/NOPB in a standard PCB layout?
In a 2" × 2" FR4 4-layer board with the exposed pad soldered to a solid ground plane, the LM20136MH/NOPB achieves θJA = 25°C/W. At 6 A output and 5 V input, typical power dissipation is ~1.2 W, resulting in ~30°C junction-to-ambient rise above ambient-well within the 125°C max operating junction temperature. Thermal shutdown activates only under sustained overload or inadequate copper area.
Can LM20136MH/NOPB be used without an external compensation network?
No-LM20136MH/NOPB requires external RC components on the COMP pin for loop stability. While the current-mode architecture simplifies compensation, omitting the network causes instability and oscillation. A typical design uses a series RC (e.g., 2.7 kΩ + 1 nF) from COMP to AGND, with optional feedforward capacitor. TI's WEBENCH® and SNVS564B design guide provide validated networks for common VOUT/fSW configurations.
LM20136MH/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 4.68V
- Current - Output:
- 6A
- Frequency - Switching:
- 410kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM20136MH/NOPB FAQ
1.How can I place an order for LM20136MH/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20136MH/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20136MH/NOPB reliable?
The price and inventory of LM20136MH/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20136MH/NOPB is usually 5 days.
3.What payment methods are accepted for LM20136MH/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20136MH/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20136MH/NOPB?
LM20136MH/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20136MH/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20136MH/NOPB?
For technical support, including LM20136MH/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20136MH/NOPB requirements.
6.How does Aetrix verify that LM20136MH/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20136MH/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20136MH/NOPB meets industry standards.
7.What is the process for return or replacement of LM20136MH/NOPB?
All LM20136MH/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20136MH/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20136MH/NOPB part is unused and in its original packaging.
Return procedure for LM20136MH/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20136MH/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

