Texas Instruments LM20144MHE/NOPB
- Part No.:
- LM20144MHE/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20144MHE/NOPB.pdf
- Description:
- IC REG BUCK ADJ 4A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20144MHE/NOPB from Texas Instruments is a 4A synchronous buck regulator with peak current mode control, adjustable switching frequency (500 kHz–1.5 MHz), 0.8V to 5.5V output range, and integrated 32 mΩ/36 mΩ high-side/low-side FETs. It delivers stable point-of-load regulation for FPGA, DSP, and ASIC core supplies from 3.3V or 5V input buses.
For engineers reviewing the LM20144MHE/NOPB datasheet, LM20144MHE/NOPB pinout, LM20144MHE/NOPB application, or LM20144MHE/NOPB equivalent, key selection criteria include pre-biased startup capability, precision enable threshold (1.18V typ), PGOOD open-drain signaling, and HTSSOP-16 exposed-pad thermal performance in space-constrained industrial and telecom power designs.
Technical Context
The LM20144MHE/NOPB implements peak current mode control with nonlinear parabolic slope compensation-dynamically adjusted per output voltage-to ensure stability across 0.8V–5.5V VOUT without external loop tuning complexity. Its dual-stage current limit (foldback + pulse skipping) and 80 ns current-sense blanking prevent false triggering during fast transients.
Internal 2.7V sub-regulator powers analog circuitry via VCC; AVIN requires RC filtering from VIN to suppress noise on bias rails. The SS/TRK pin supports both programmable soft-start (via external capacitor) and output voltage tracking of higher-voltage rails-enabling coordinated multi-rail sequencing in FPGA and processor systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4A continuous-supports high-current digital loads without external current sharing. |
| Input Voltage Range | 2.95V to 5.5V-directly compatible with standard 3.3V and 5V system buses. |
| Switching Frequency | 500 kHz to 1.5 MHz-adjustable via RT-to-GND resistor; enables optimization of inductor size vs. efficiency. |
| Feedback Reference | 0.8V ±1.5%-sets minimum output voltage; allows precise low-VOUT regulation for modern core supplies. |
| Peak Efficiency | 97% at 1MHz, 5V→1.2V-minimizes thermal load in dense PCB layouts. |
| Thermal Shutdown | 160°C with 10°C hysteresis-protects against sustained overload while enabling safe recovery. |
| PGOOD Accuracy | ±2% window around VFB-ensures reliable power sequencing and fault detection. |
Pinout & Package
LM20144MHE/NOPB uses a 16-pin HTSSOP package with exposed thermal pad (Package Number PWP0016A). The exposed pad must be soldered to PCB ground plane to achieve θJA = 38°C/W and sustain full 4A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SS/TRK (Pin 1) | Soft-start/Tracking control | 5 µA internal current source charges external capacitor for monotonic startup; also accepts external voltage for rail tracking. |
| FB (Pin 2) | Error amplifier inverting input | Compares output voltage (via RFB1/RFB2 divider) to 0.8V reference; sets regulated VOUT. |
| PGOOD (Pin 3) | Open-drain power-good indicator | Pulls low when VOUT deviates >±6% from target; requires 10–100 kΩ pull-up for system sequencing. |
| COMP (Pin 4) | Compensation node | Connects external RC network to stabilize control loop; supports ceramic, polymer, or electrolytic output caps. |
| NC (Pin 5) | No internal connection | Must be grounded-prevents noise coupling into sensitive analog circuitry. |
| PVIN (Pins 6,7) | Power switch input | High-current input path for internal FETs; requires local low-ESR CIN placement. |
| SW (Pins 8,9) | Switch node | Drives external inductor; high dv/dt node requiring careful layout and optional snubber. |
| PGND (Pins 10,11) | Power ground return | Low-impedance return path for switch currents; separate from AGND to minimize noise injection. |
| EN (Pin 12) | Precision enable input | Turns device on at 1.18V (typ) with 66 mV hysteresis; supports resistor-divider sequencing from VIN. |
| VCC (Pin 13) | Internal 2.7V bias supply | Bypassed with 1 µF ceramic cap; powers gate drivers and analog blocks independent of PVIN. |
| AVIN (Pin 14) | Analog supply input | Must connect to VIN through RC filter (e.g., 10Ω + 1 µF) to reject switching noise from bias circuitry. |
| AGND (Pin 15) | Analog ground reference | Quiet ground for error amp, reference, and oscillator; tied to PGND only at single point near EXPOSED PAD. |
| RT (Pin 16) | Frequency set input | Resistor to GND sets fSW: 249 kΩ → 500 kHz, 49.9 kΩ → 1.5 MHz. |
| Exposed Pad (EP) | Thermal and electrical ground | Weak internal connection to GND; must be soldered to PCB ground plane for thermal performance and EMI reduction. |
Key Features
| Feature | Design Value |
|---|---|
| Pre-biased startup | Starts without sinking current from pre-charged output-prevents damage to FPGA/ASIC parasitic paths. |
| Diode emulation mode | Disables reverse current conduction below ~100 mA load-eliminates negative inductor current and improves light-load efficiency. |
| Nonlinear slope compensation | Parabolic ramp adapts to VOUT level-ensures stable current-mode control across full 0.8V–5.5V output range. |
| Integrated OVP/UVP/thermal protection | Dual-threshold comparators trigger immediate low-side FET activation and PGOOD deassertion-no external fault logic required. |
| Adjustable soft-start & tracking | Single SS/TRK pin configures either monotonic ramp (via CSS) or synchronized ramp with master rail-simplifies multi-rail power sequencing. |
Applications
| FPGA Core Supply | DSP I/O Supply |
|---|---|
Use Scenario: Powering Xilinx Artix-7 or Intel Cyclone V FPGA core rails requiring tight 0.8V ±2% regulation and <100 µs transient response. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering up to 4A with programmable soft-start and PGOOD signaling for configuration sequence control. Use Value: Pre-biased startup prevents current sink into partially powered FPGA banks; 97% peak efficiency reduces board-level heat density. | Use Scenario: Generating 1.8V or 2.5V I/O supply for TI C66x DSPs with dynamic load steps up to 2A/µs. IC Role / Device Role / Timing Role: High-bandwidth point-of-load converter using peak current mode control and 80 ns current-sense blanking for clean transient response. Use Value: Adjustable frequency (1 MHz typical) enables small 1 µH inductor; diode emulation mode maintains >85% efficiency at 50 mA load. |
| ASIC Memory Interface | Optical Transceiver Bias |
Use Scenario: Supplying LPDDR4 memory termination voltage (VTT) or auxiliary rails in networking ASICs with strict ripple limits (<10 mVpp). IC Role / Device Role / Timing Role: Low-noise buck regulator with ceramic-capacitor-optimized loop compensation and 0.8V reference for precise voltage setting. Use Value: COMP pin allows direct RC tuning for optimal phase margin with low-ESR MLCCs; 32 mΩ high-side FET minimizes dropout under 3A load. | Use Scenario: Providing stable 3.3V bias for SFP+ or QSFP transceivers where EMI-sensitive analog circuits share PCB space with digital logic. IC Role / Device Role / Timing Role: EMI-optimized buck converter using HTSSOP exposed pad for thermal management and quiet AVIN/AGND separation. Use Value: AVIN RC filter and dedicated AGND reduce switching noise coupling; PGOOD enables transceiver initialization lockstep with host controller. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54332DR | 3A rated, fixed 500 kHz fSW, no SS/TRK pin, smaller 8-pin SOIC package | Lacks voltage tracking and pre-biased startup; limited to lower-current, cost-sensitive applications | Select when 3A output suffices and multi-rail sequencing is not required. |
| LM2678SX-3.3/NOPB | 5A rated, fixed 260 kHz fSW, no current-mode control, larger TO-263 package | Higher current but slower transient response; unsuitable for high-frequency, space-constrained designs | Choose only for legacy 3.3V-only systems where board area and efficiency are secondary to ruggedness. |
Compared with TPS54332DR and LM2678SX-3.3/NOPB, LM20144MHE/NOPB uniquely combines 4A current, adjustable frequency, pre-biased startup, and rail tracking in a thermally enhanced HTSSOP-16-making it the only option for compact, sequenced, high-efficiency FPGA/DSP core supplies.
Availability
LM20144MHE/NOPB is available at Aetrix Electronics and suitable for FPGA core supplies, DSP I/O regulation, ASIC memory interfaces, and optical transceiver biasing requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM20144MHE/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The LM20144MHE/NOPB belongs to TI's PowerWise® synchronous buck regulator family-designed specifically for high-efficiency, low-voltage point-of-load applications in communications infrastructure, computing, and industrial automation.
FAQ
What is the minimum output voltage supported by the LM20144MHE/NOPB?
The LM20144MHE/NOPB supports an adjustable output voltage down to 0.8V, set by the internal feedback reference voltage. This is achieved using an external resistor divider (RFB1/RFB2) connected to the FB pin, where VOUT = 0.8V × (1 + RFB1/RFB2). The 0.8V reference has ±1.5% tolerance over temperature, enabling precise low-voltage regulation for modern processor cores and memory interfaces.
Does the LM20144MHE/NOPB support startup into a pre-biased output?
Yes, the LM20144MHE/NOPB supports pre-biased startup. When the output is already charged at turn-on, the device will not sink current from the output rail-even though it uses synchronous rectification. Instead, it waits until the internal soft-start ramp exceeds the FB pin voltage before enabling the high-side FET. This behavior protects downstream FPGA or ASIC loads from potential damage caused by reverse current flow through parasitic conduction paths.
How is the switching frequency set on the LM20144MHE/NOPB?
The switching frequency of the LM20144MHE/NOPB is set externally via a resistor (RT) connected between the RT pin and ground. The relationship is approximately fSW (kHz) = 154750 / RT (kΩ) − 55. For example, a 49.9 kΩ resistor yields ~1.5 MHz, while a 249 kΩ resistor yields ~500 kHz. This adjustment allows designers to balance inductor size, efficiency, and EMI performance without changing the IC.
What thermal management is required for full 4A operation of the LM20144MHE/NOPB?
For continuous 4A operation, the LM20144MHE/NOPB requires its exposed thermal pad (EP) to be soldered to a solid PCB ground plane with ≥4 thermal vias (0.3 mm diameter) connecting to inner or bottom-layer copper pours. This achieves the specified θJA = 38°C/W. Without proper pad connection, junction temperature rise exceeds safe limits under full load, triggering thermal shutdown at 160°C. No external heatsink is needed when layout guidelines are followed.
Can the LM20144MHE/NOPB be used in automotive applications?
The LM20144MHE/NOPB itself is not AEC-Q100 qualified; however, the pin-compatible LM20144Q variant (with "Q" suffix) is rated for AEC-Q100 Temperature Grade 1 (−40°C to +125°C junction). For automotive infotainment or ADAS subsystems requiring 4A buck regulation, LM20144Q-not LM20144MHE/NOPB-must be selected to meet qualification requirements. Both share identical electrical specs and pinout.
LM20144MHE/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- PowerWise®
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 4.68V
- Current - Output:
- 4A
- Frequency - Switching:
- 500kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM20144MHE/NOPB FAQ
1.How can I place an order for LM20144MHE/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20144MHE/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20144MHE/NOPB reliable?
The price and inventory of LM20144MHE/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20144MHE/NOPB is usually 5 days.
3.What payment methods are accepted for LM20144MHE/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20144MHE/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20144MHE/NOPB?
LM20144MHE/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20144MHE/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20144MHE/NOPB?
For technical support, including LM20144MHE/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20144MHE/NOPB requirements.
6.How does Aetrix verify that LM20144MHE/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20144MHE/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20144MHE/NOPB meets industry standards.
7.What is the process for return or replacement of LM20144MHE/NOPB?
All LM20144MHE/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20144MHE/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20144MHE/NOPB part is unused and in its original packaging.
Return procedure for LM20144MHE/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20144MHE/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

