Texas Instruments LM20144QMH/NOPB
- Part No.:
- LM20144QMH/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20144QMH/NOPB.pdf
- Description:
- IC REG BUCK ADJ 4A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20144QMH/NOPB from Texas Instruments is an AEC-Q100 Grade 1 qualified 4A synchronous buck regulator with peak current mode control, adjustable switching frequency (500 kHz–1.5 MHz), 0.8V to 5.5V output range, and integrated 32 mΩ/36 mΩ high-side/low-side FETs. It delivers stable point-of-load regulation for FPGA, DSP, and ASIC core supplies from 3.3V or 5V input buses.
For engineers reviewing the LM20144QMH/NOPB datasheet, LM20144QMH/NOPB pinout, LM20144QMH/NOPB application, or LM20144QMH/NOPB equivalent, key selection considerations include pre-biased start-up capability, SS/TRK voltage tracking, ±10 mV FB accuracy, 97% peak efficiency at 1.2V/4A, and thermal shutdown at 160°C with 10°C hysteresis.
Technical Context
The LM20144QMH/NOPB implements peak current mode control with nonlinear parabolic slope compensation-dynamically adjusted per output voltage-to ensure stability across 0.8V–5.5V VOUT without external loop tuning complexity. Its dual-rail enable architecture supports precise power sequencing via EN pin (1.18V threshold, 66 mV hysteresis) and UVLO (2.7V rising, 45 mV hysteresis).
It integrates OVP (108% of VFB, 2.5% hysteresis), PGOOD (94% rising threshold, 16 µs deglitch), and diode emulation mode for light-load efficiency-skipping pulses below 100 mA while maintaining monotonic startup into pre-biased outputs up to 5.5V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 4A continuous-supports FPGA core rails requiring stable high-current delivery without external current sensing. |
| Input Voltage Range | 2.95V to 5.5V-optimized for direct regulation from standard 3.3V and 5V system buses. |
| Feedback Voltage | 0.8V ±12 mV-enables accurate 0.8V–5.5V output programming with <0.1% load regulation error. |
| Switching Frequency | 500 kHz–1.5 MHz-adjustable via RT-to-GND resistor; enables compact 1 µH inductor selection at 1 MHz. |
| High-Side RDS(on) | 36 mΩ (typ.)-reduces conduction loss at 4A, enabling >97% peak efficiency at 1.2V/4A/1MHz. |
| Soft-Start Time | Adjustable via external CSS capacitor-prevents inrush current; defaults to 1 ms if unconnected. |
| Thermal Shutdown | 160°C activation with 10°C hysteresis-protects against sustained overload without latch-off. |
Pinout & Package
LM20144QMH/NOPB uses a 16-pin HTSSOP package with exposed thermal pad (Package Number PWP0016A). The exposed pad must be soldered to PCB ground plane to achieve θJA = 38°C/W and sustain full 4A operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SS/TRK | Soft-Start/Tracking Control | 5 µA internal current source charges external capacitor for controlled ramp; also accepts external voltage for rail tracking. |
| 2 FB | Feedback Input | Connects to resistor divider; regulates output to 0.8V reference with ±12 mV tolerance over temperature. |
| 3 PGOOD | Open-Drain Power Good | Asserts low when VOUT drops below 94% of target; requires 10–100 kΩ pull-up for system sequencing. |
| 4 COMP | Compensation Node | External RC network sets loop crossover; supports ceramic, polymer, or electrolytic output capacitors. |
| 5 NC | No Connect | Internally unconnected; recommended to tie to AGND for noise immunity. |
| 6,7 PVIN | Power Switch Input | High-current VIN input for internal FETs; must be decoupled with low-ESR ceramic near pins. |
| 8,9 SW | Switch Node | Drives external inductor; transitions between PVIN and PGND; requires tight layout to minimize EMI. |
| 10,11 PGND | Power Ground | Return path for high-current switch currents; separate from AGND to avoid noise coupling. |
| 12 EN | Enable Input | 1.18V threshold with 66 mV hysteresis; supports precise turn-on sequencing via resistor divider from VIN. |
| 13 VCC | Internal Subregulator Output | 2.7V bias supply; bypass with 1 µF ceramic capacitor to stabilize gate drive and control logic. |
| 14 AVIN | Analog Supply Input | Filtered analog bias input; connect to VIN via RC filter (e.g., 10 Ω + 1 µF) to reduce noise sensitivity. |
| 15 AGND | Analog Ground | Quiet reference for error amplifier and modulator; must be isolated from PGND except at single point. |
| 16 RT | Frequency Set | Resistor to GND sets oscillator frequency: 49.9 kΩ → 1.5 MHz, 249 kΩ → 500 kHz. |
| EP | Exposed Pad | Thermally connected to die substrate; must be soldered to solid PCB ground plane for thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Pre-biased Start-Up | Starts without sinking current-even if VOUT is pre-charged to 5.5V-preventing damage to FPGA/ASIC parasitic paths. |
| Voltage Tracking | SS/TRK pin synchronizes LM20144QMH/NOPB output ramp with higher-voltage rails during power-up sequencing. |
| Diode Emulation Mode | Disables low-side FET at light loads (<100 mA), eliminating reverse inductor current and improving efficiency by >15% at 10 mA. |
| Nonlinear Slope Compensation | Parabolic ramp adapts to VOUT level-ensures stable current-mode operation across full 0.8V–5.5V range without manual tuning. |
| AEC-Q100 Grade 1 | Qualified for automotive ambient temperatures (−40°C to +125°C junction), supporting infotainment and ADAS subsystems. |
Applications
| FPGA Core Supply | DSP I/O Rail Regulation |
|---|---|
|
Use Scenario: Powering Xilinx Artix-7 or Intel Cyclone V FPGA core logic at 1.0V/3.5A with strict monotonic startup. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering regulated core voltage with pre-bias tolerance and PGOOD sequencing signal. Use Value: Eliminates need for external current-sense resistors or discrete MOSFET drivers while meeting FPGA VCCINT ramp-rate requirements. |
Use Scenario: Generating 1.8V/2.5A for TI C66x DSP I/O banks from a shared 3.3V bus in telecom baseband cards. IC Role / Device Role / Timing Role: Secondary buck converter tracking main 3.3V rail via SS/TRK pin to prevent I/O voltage violations during power-up. Use Value: Ensures I/O voltage never exceeds core voltage during sequencing-critical for JTAG and memory interface integrity. |
| Automotive Infotainment SoC | Optical Transceiver Bias |
|
Use Scenario: Supplying 1.1V/3.8A to NXP i.MX8QuadMax application processor in vehicle head units operating at −40°C to +105°C ambient. IC Role / Device Role / Timing Role: AEC-Q100 Grade 1 DC-DC converter providing core voltage with thermal shutdown and OVP protection. Use Value: Meets automotive reliability standards without derating; maintains regulation under cold-crank (4.5V) and load-dump (5.5V) conditions. |
Use Scenario: Generating ultra-low-noise 3.3V/1.2A for 10Gbps SFP+ transceivers in optical line cards where ripple must stay <10 mVPP. IC Role / Device Role / Timing Role: High-efficiency buck regulator using ceramic output caps and optimized COMP compensation for <20 µVRMS noise. Use Value: Achieves <0.5% output ripple at 1.2A/1MHz-enabling clean bias for laser diode drivers and limiting BER degradation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS543320RTVR | Higher 6A rating, fixed 2.2MHz frequency, no SS/TRK pin, requires external compensation. | Better suited for space-constrained designs needing faster transient response but lacks voltage tracking. | Select when board area is critical and rail sequencing is handled externally. |
| MP2315DJ-LF-Z | 4A rating, 500kHz–2.5MHz adjustable frequency, no AEC-Q100 qualification, smaller QFN-10 package. | Lower cost for industrial/commercial use but not validated for automotive temperature or reliability requirements. | Select for non-automotive applications where footprint and BOM cost outweigh qualification needs. |
Compared with TPS543320RTVR and MP2315DJ-LF-Z, the LM20144QMH/NOPB uniquely combines AEC-Q100 Grade 1 qualification, SS/TRK-based voltage tracking, and pre-biased start-up-making it the only choice for automotive multi-rail systems requiring coordinated power sequencing and robustness across extended temperature.
Availability
LM20144QMH/NOPB is available at Aetrix Electronics and suitable for FPGA core supplies, automotive infotainment SoCs, optical transceiver bias rails, and DSP I/O regulation requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for LM20144QMH/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The LM20144QMH/NOPB belongs to TI's PowerWise® synchronous buck regulator family, designed specifically for high-efficiency, low-voltage point-of-load regulation in automotive, industrial, and communications infrastructure applications.
FAQ
What is the maximum output voltage achievable with LM20144QMH/NOPB?
The LM20144QMH/NOPB supports output voltages up to 5.5V, limited by its 5.5V absolute maximum PVIN rating and internal 0.8V feedback reference. Using standard resistor dividers (e.g., RFB1 = 49.9 kΩ, RFB2 = 10 kΩ), it achieves 5.0V output with ±1% accuracy across temperature and load. Exceeding 5.5V risks violating absolute maximum ratings on PVIN and SW pins.
Does LM20144QMH/NOPB support forced continuous conduction mode (FCCM)?
No, the LM20144QMH/NOPB does not support FCCM. It operates in pulse-skipping mode at light loads (<100 mA) and diode emulation mode at medium loads to maximize efficiency. There is no pin or register to force CCM operation-the control architecture automatically transitions between modes based on load current and inductor ripple magnitude.
Can LM20144QMH/NOPB be used without an external soft-start capacitor?
Yes, LM20144QMH/NOPB includes an internal 1ms soft-start timer activated when the SS/TRK pin is left floating or unconnected. However, an external capacitor is required for precise ramp control, monotonic startup into pre-biased loads, or synchronization with other rails via the SS/TRK tracking function.
What is the minimum recommended output capacitance for LM20144QMH/NOPB at 1.2V/4A?
For 1.2V/4A operation at 1 MHz, TI recommends ≥100 µF total output capacitance using low-ESR ceramic or polymer capacitors. This ensures <1% output ripple (<12 mVPP) and limits transient droop to <50 mV during 3A load steps. Splitting capacitance across multiple 22–47 µF X5R/X7R devices improves high-frequency filtering and thermal derating margin.
How does the LM20144QMH/NOPB handle overvoltage faults on the output?
When VOUT exceeds 108% of the FB-set voltage (e.g., >1.296V for 1.2V output), the LM20144QMH/NOPB terminates the high-side FET pulse, turns on the low-side FET to discharge the output, and pulls PGOOD low after 16 µs deglitch time. Recovery occurs automatically once VOUT falls below 105% of target, restoring normal PWM operation without latching.
LM20144QMH/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- PowerWise®
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.95V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 4.68V
- Current - Output:
- 4A
- Frequency - Switching:
- 500kHz ~ 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM20144QMH/NOPB FAQ
1.How can I place an order for LM20144QMH/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20144QMH/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20144QMH/NOPB reliable?
The price and inventory of LM20144QMH/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20144QMH/NOPB is usually 5 days.
3.What payment methods are accepted for LM20144QMH/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20144QMH/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20144QMH/NOPB?
LM20144QMH/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20144QMH/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20144QMH/NOPB?
For technical support, including LM20144QMH/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20144QMH/NOPB requirements.
6.How does Aetrix verify that LM20144QMH/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20144QMH/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20144QMH/NOPB meets industry standards.
7.What is the process for return or replacement of LM20144QMH/NOPB?
All LM20144QMH/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20144QMH/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20144QMH/NOPB part is unused and in its original packaging.
Return procedure for LM20144QMH/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20144QMH/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

