My Inquiry
My Account
Texas Instruments LM20323MH/NOPB
- Part No.:
- LM20323MH/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM20323MH/NOPB.pdf
- Description:
- IC REG BUCK ADJ 3A 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:252
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM20323MH/NOPB from Texas Instruments is a synchronous buck DC-DC regulator IC delivering up to 3A continuous output current with 5.2A peak current limit, fixed 500 kHz switching frequency, 4.5V–36V input range, and 0.8V adjustable output voltage. It integrates 130 mΩ high-side and 110 mΩ low-side MOSFETs and supports pre-biased startup for FPGA/DSP power sequencing.
For engineers reviewing the LM20323MH/NOPB datasheet, LM20323MH/NOPB pinout, LM20323MH/NOPB application, or LM20323MH/NOPB equivalent, key selection considerations include its current-mode control loop with nonlinear slope compensation, precision 0.8V ±1.5% feedback reference, PGOOD open-drain output with 20 µs deglitching, and HTSSOP-20 exposed-pad thermal management.
Technical Context
The LM20323MH/NOPB implements peak current mode control with parabolic (nonlinear) slope compensation to maintain stability across output voltages from 0.8V to >90% of VIN. Its externally compensated error amplifier (gm = 515 µmho, GBW = 7 MHz) interfaces via COMP pin to a two-component RC/CC network for loop tuning.
It features integrated protection including cycle-by-cycle overcurrent limiting (4.3–6.0 A), thermal shutdown at 170°C with 20°C hysteresis, OVP (107–112% of VFB), UVLO (4.25V rising threshold with 350 mV hysteresis), and precision enable with 1.25V turn-on threshold and 50 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5V to 36V - supports wide industrial and automotive bus rails without external pre-regulation. |
| Output Current | 3A continuous - sufficient for mid-power FPGAs, DSPs, and ASIC cores with margin for transient loads. |
| Switching Frequency | Fixed 500 kHz - enables compact 5.6 µH inductor selection while maintaining >93% peak efficiency. |
| Feedback Accuracy | ±1.5% at 0.8V - ensures tight output regulation critical for low-voltage logic supplies. |
| MOSFET RDS(on) | 130 mΩ / 110 mΩ - minimizes conduction loss and simplifies thermal design in HTSSOP-20EP package. |
| Soft-Start Control | External capacitor on SS/TRK pin - provides monotonic startup and enables voltage tracking in multi-rail systems. |
| Power Good Output | Open-drain PGOOD with 93–97% VFB threshold and 20 µs deglitch - enables reliable system power sequencing and fault detection. |
Pinout & Package
LM20323MH/NOPB is housed in a thermally enhanced 20-pin HTSSOP package with exposed pad (PWP0020A), requiring PCB ground plane connection for optimal thermal performance (θJA = 27°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SS/TRK | Soft-start or tracking control input | Internal 4.5 µA current source charges external capacitor; enables monotonic startup or rail tracking with low-impedance source. |
| 2 FB | Feedback input to error amplifier | Connects to resistor divider from VOUT; referenced to precise 0.8V internal bandgap (±1.5% accuracy). |
| 3 PGOOD | Power good open-drain output | Asserts low when VOUT falls outside 93–97% of target; requires external 10–100 kΩ pull-up for logic-level signaling. |
| 4 COMP | Error amplifier output / PWM input | Interface point for external RC/CC compensation network to stabilize current-mode control loop. |
| 5,6,15,16 VIN | Main input supply voltage | Accepts 4.5–36V; multiple pins reduce trace resistance and improve high-current path integrity. |
| 7,8,13,14 SW | Switch node | Drain of high-side NMOS and source of low-side NMOS; connects to inductor and bootstrap capacitor. |
| 9,10,11 GND | Power ground | Common return for internal power MOSFETs; must be connected to low-impedance PCB ground plane. |
| 12 AGND | Analog ground | Reference for control circuitry (error amp, comparators); should be star-connected to minimize noise coupling. |
| 17 BOOT | Bootstrap capacitor connection | Connects external capacitor between BOOT and SW to generate gate drive voltage for high-side FET. |
| 18 VCC | Internally regulated bias supply | Outputs ~5.5V (regulated above VIN > 7.2V); requires 0.1–1 µF ceramic decoupling capacitor. |
| 19 EN | Enable with UVLO hysteresis | Turns device on at 1.25V (typical); 50 mV hysteresis prevents chatter; internal 2 µA pull-up enables default operation if floating. |
| 20 NC | No connection | Electrically isolated; recommended to connect to GND for mechanical stability and EMI reduction. |
| EP | Exposed pad | Thermally coupled to die; must be soldered to PCB ground plane to achieve θJC = 5.6°C/W and prevent thermal shutdown. |
Key Features
| Feature | Design Value |
|---|---|
| Nonlinear slope compensation | Parabolic ramp adapts to output voltage level-ensures stable current-mode operation across full 0.8V–32V output range without manual tuning. |
| Pre-biased startup support | Does not sink current during startup when VOUT > 0-prevents damage to downstream logic (e.g., FPGA I/O banks) fed by parasitic paths. |
| Integrated OVP, UVLO, thermal shutdown | Single-chip protection eliminates need for external supervisors-reduces BOM count and improves system reliability in harsh environments. |
| Adjustable soft-start with tracking | SS/TRK pin enables either timed ramp-up (via capacitor) or synchronized voltage ramp with higher rail-critical for controlled power sequencing. |
| High-side + low-side MOSFET integration | 130 mΩ + 110 mΩ RDS(on) reduces conduction loss and eliminates discrete driver complexity-enables compact, high-efficiency layout. |
Applications
| FPGA Core Power Supply | DSP/ASIC Point-of-Load Regulation |
|---|---|
Use Scenario: Powers Xilinx Artix-7 or Intel Cyclone V FPGA core rails (e.g., 1.2V, 1.0V) from 12V intermediate bus in industrial PLCs. IC Role / Device Role / Timing Role: Primary synchronous buck regulator providing tightly regulated, low-noise core voltage with fast transient response. Use Value: 3A continuous output and 5.2A peak current limit handle FPGA dynamic load steps; ±1.5% VFB accuracy maintains logic timing margins. | Use Scenario: Supplies TI C6000 DSP or custom ASIC in telecom line cards where space and thermal constraints limit heatsink use. IC Role / Device Role / Timing Role: High-efficiency, thermally optimized DC-DC converter delivering stable voltage under varying processing loads. Use Value: HTSSOP-20EP package with exposed pad achieves 27°C/W θJA, enabling 3A operation without external heatsink in confined enclosures. |
| Automotive Infotainment System | Communications Infrastructure PSU |
Use Scenario: Generates 3.3V or 2.5V for MCU, display controller, and audio codec in vehicle head units operating from 9–16V battery rail. IC Role / Device Role / Timing Role: Input-tolerant buck regulator with UVLO hysteresis and PGOOD sequencing for robust cold-crank operation. Use Value: 4.5V–36V input range accommodates automotive transients; 350 mV UVLO hysteresis prevents restart oscillation during cranking dips. | Use Scenario: Provides 5V or 3.3V for Ethernet PHYs, SerDes, and management controllers in 48V-powered base station equipment. IC Role / Device Role / Timing Role: Secondary buck stage converting 48V intermediate bus to logic rails with high conversion efficiency. Use Value: 93% peak efficiency at 12V→3.3V/3A reduces heat generation in densely packed telecom modules; PGOOD enables hot-swap coordination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM20323MHX/NOPB | Tape-and-reel packaging variant; identical electrical specs and pinout. | No functional difference-used for automated SMT assembly vs. tube-packaged MH/NOPB. | Select MHX/NOPB for high-volume production; MH/NOPB for prototyping or low-quantity orders. |
| TPS54332DR | 3A, 36V input, but uses voltage-mode control; no integrated BOOT diode; requires external bootstrap capacitor. | Lacks pre-bias startup and nonlinear slope compensation-less suitable for multi-rail tracking or low-VOUT stability. | Choose TPS54332DR only if voltage-mode control is preferred and external bootstrap design is acceptable. |
Compared with LM20323MH/NOPB, the MHX/NOPB offers identical performance in tape format for manufacturing scalability, while TPS54332DR trades integrated bootstrap and current-mode stability for slightly lower BOM cost-making LM20323MH/NOPB preferable for designs demanding robustness in variable-output or multi-rail environments.
Availability
LM20323MH/NOPB is available at Aetrix Electronics and suitable for FPGA power delivery, DSP point-of-load regulation, and automotive infotainment systems requiring stable component supply across extended temperature and voltage ranges.
Supply support for LM20323MH/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power conversion ICs.
The LM20323MH/NOPB belongs to TI's high-voltage synchronous buck regulator product line, engineered for industrial, automotive, and communications applications demanding wide-input operation, integrated protection, and simplified layout.
FAQ
What is the maximum output current capability of the LM20323MH/NOPB?
The LM20323MH/NOPB delivers up to 3A of continuous output current with a peak current limit of 4.3–6.0A depending on junction temperature and operating conditions. This rating assumes proper thermal management using the exposed pad and adequate PCB copper area per TI's layout guidelines. The device sustains 3A output across its full -40°C to +125°C junction temperature range when θJA ≤ 27°C/W is maintained.
Does the LM20323MH/NOPB support pre-biased output startup?
Yes, the LM20323MH/NOPB supports pre-biased startup: it will not sink current from an already-energized output rail during startup. Instead, it waits until the soft-start ramp on the SS/TRK pin exceeds the voltage present at the FB pin before enabling switching. This behavior protects downstream components like FPGA I/O banks from reverse current flow through parasitic paths-a key requirement in multi-rail systems.
How is the output voltage set on the LM20323MH/NOPB?
The output voltage of the LM20323MH/NOPB is set using an external resistor divider connected between VOUT, FB, and AGND. The FB pin references an internal 0.8V ±1.5% precision bandgap, so RFB1 and RFB2 are selected per the formula RFB1 = ((VOUT / 0.8) − 1) × RFB2. Common values-for example, 52.3 kΩ for RFB1 and 10 kΩ for RFB2-yield 3.3V output. TI provides a full table of recommended values in the datasheet.
What type of compensation network does the LM20323MH/NOPB require?
The LM20323MH/NOPB uses an externally compensated current-mode control loop, requiring a two-component network (RC1 and CC1) connected between COMP and AGND. Recommended values depend on output capacitor ESR, inductance, and load; TI provides specific RC/CC pairs for common configurations (e.g., 32.4 kΩ and 4.7 nF for 12V→3.3V/3A with 5.6 µH inductor and 150 µF POSCAP). The error amplifier's 7 MHz GBW enables wide bandwidth tuning.
Can the LM20323MH/NOPB be used in automotive applications?
Yes, the LM20323MH/NOPB is qualified for automotive use with its -40°C to +125°C operating junction temperature range, 4.5V–36V input range covering cold-crank and load-dump conditions, and integrated protections including UVLO (4.25V with 350 mV hysteresis), OVP, and thermal shutdown. Its HTSSOP-20EP package meets automotive thermal requirements when mounted on appropriate PCB copper layers, and TI provides AEC-Q100 stress test data upon request.
LM20323MH/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 25.2V
- Current - Output:
- 3A
- Frequency - Switching:
- 520kHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
LM20323MH/NOPB FAQ
1.How can I place an order for LM20323MH/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM20323MH/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM20323MH/NOPB reliable?
The price and inventory of LM20323MH/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM20323MH/NOPB is usually 5 days.
3.What payment methods are accepted for LM20323MH/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM20323MH/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM20323MH/NOPB?
LM20323MH/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM20323MH/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM20323MH/NOPB?
For technical support, including LM20323MH/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM20323MH/NOPB requirements.
6.How does Aetrix verify that LM20323MH/NOPB is sourced from the original manufacturer or authorized distributors?
All LM20323MH/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM20323MH/NOPB meets industry standards.
7.What is the process for return or replacement of LM20323MH/NOPB?
All LM20323MH/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM20323MH/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM20323MH/NOPB part is unused and in its original packaging.
Return procedure for LM20323MH/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM20323MH/NOPB Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
