Texas Instruments LM26400YSD/NOPB
- Part No.:
- LM26400YSD/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 16-WFDFN Exposed Pad
- Datasheet:
-
LM26400YSD/NOPB.pdf
- Description:
- IC REG BUCK ADJ 2A DL 16WSON
- Quantity:
- Payment:

- Shipping:

Inventory:4,840
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM26400YSD/NOPB from Texas Instruments is a monolithic dual-output synchronous buck regulator IC with two integrated 175-mΩ NMOS power switches, 500-kHz fixed-frequency PWM operation, 3 V to 20 V input range, and independent 2-A per channel capability. It delivers regulated outputs down to 0.6 V using peak current-mode control and internal compensation-designed for high-power-density point-of-load conversion in space-constrained industrial and computing systems.
For engineers reviewing the LM26400YSD/NOPB datasheet, LM26400YSD/NOPB pinout, LM26400YSD/NOPB application, or LM26400YSD/NOPB equivalent, key selection considerations include dual-channel enable/soft-start independence, frequency foldback under overcurrent, thermal shutdown at 165°C, and compatibility with ceramic output capacitors without external loop compensation.
Technical Context
The LM26400YSD/NOPB implements peak current-mode control with built-in transconductance error amplifiers and internal compensation networks optimized for ceramic output capacitors. Its dual channels share a common 0.6-V reference but operate with 180° phase-shifted switching clocks to reduce input ripple and thermal stress.
Each channel features independent EN and SS pins, programmable soft-start via external capacitor, and frequency foldback triggered when FB voltage drops below 0.35 V-enabling stable current limiting during overload without runaway switch conduction. The 40-ns minimum on-time supports high step-down ratios across the full 3–20 V input range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 20 V - supports wide-input industrial and automotive supply rails without pre-regulation |
| Output Current (per channel) | 2 A continuous - enables dual-point-of-load regulation for FPGA core/I/O or processor subsystems |
| Switching Frequency | 500 kHz ±10% - balances inductor size, efficiency, and EMI performance in compact layouts |
| Feedback Reference Voltage | 0.6 V ±1.5% - sets precise output voltage via external resistor divider; stable over –40°C to +125°C |
| Internal MOSFET RDS(on) | 175 mΩ (HTSSOP) / 194 mΩ (WSON) - defines conduction loss and thermal rise at full load |
| Overcurrent Threshold | 3 A typical - provides pulse-by-pulse current limiting; unaffected by duty cycle or temperature drift |
| Thermal Shutdown | 165°C with 15°C hysteresis - protects against sustained overload or poor PCB thermal design |
| Soft-Start Current | 16 µA - determines ramp rate of output voltage via external SS capacitor; enables controlled inrush management |
Pinout & Package
LM26400YSD/NOPB is packaged in a thermally enhanced 16-pin HTSSOP (PWP) with PowerPAD, measuring 4.40 mm × 5.00 mm. The exposed die attach pad (DAP) must be soldered to a large PCB copper area for optimal thermal performance (RθJB = 18°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AVIN | Internal bias supply | Provides power for gate drivers and internal regulators; requires local 1-µF bypass capacitor |
| BST1, BST2 | Bootstrap rails | Drive high-side NMOS gates; each requires dedicated bootstrap capacitor tied to SW1/SW2 |
| EN1, EN2 | Channel enable inputs | Logic-high active (≥2.5 V); independent control allows staggered startup or fault isolation |
| FB1, FB2 | Voltage feedback inputs | Monitor output via resistor dividers; 0.6-V reference enables outputs from 0.6 V to ~12 V |
| GND | Signal & power ground | Kelvin connection point for lower feedback resistor; ties to DAP for low-inductance return path |
| PVIN | Main power input | Connects directly to drain of internal NMOS; four parallel pins minimize IR drop and thermal resistance |
| SS1, SS2 | Soft-start timing inputs | Charge with external capacitor to set output ramp slope; internal 16-µA current source controls timing |
| SW1, SW2 | Switch nodes | Connect to inductors and external catch diodes; high dv/dt nodes requiring tight layout and ground shielding |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable/soft-start | Enables sequenced power-up, dynamic channel disabling, and inrush current control per rail |
| Integrated bootstrap diodes | Eliminates need for external bootstrap diodes-reduces BOM count and layout complexity |
| Frequency foldback protection | Reduces switching frequency under overload to limit thermal stress and prevent minimum-on-time violation |
| 175-mΩ internal NMOS switches | Supports 2-A continuous output with minimal external components; reduces conduction loss vs discrete solutions |
| Internal loop compensation | Removes requirement for external compensation network-simplifies design and improves consistency across builds |
| Thermal shutdown with hysteresis | 165°C trip with 15°C hysteresis ensures safe recovery after transient overloads without oscillation |
Applications
| DTV-LCD Power Supply | Industrial PLC I/O Module |
|---|---|
Use Scenario: Dual-rail power for LCD panel logic (1.2 V) and backlight driver (5 V) in digital TV systems. IC Role / Device Role / Timing Role: Primary DC-DC converter delivering isolated, regulated outputs from 12-V bus. Use Value: Phase-shifted 500-kHz operation minimizes input capacitor ripple; independent EN pins allow backlight dimming synchronization. |
Use Scenario: Powering microcontroller core (3.3 V) and analog sensor interface (5 V) in modular industrial controllers. IC Role / Device Role / Timing Role: Compact dual-output buck regulator replacing discrete solutions on dense I/O carrier boards. Use Value: Internal compensation and ceramic-capacitor optimization reduce layout sensitivity; thermal shutdown protects against field-deployed ambient extremes. |
| Automotive Infotainment Head Unit | Computing Peripheral Docking Station |
Use Scenario: Generating 1.8-V SoC core and 3.3-V USB/PCIe interface rails from 12-V vehicle battery (with transient suppression). IC Role / Device Role / Timing Role: High-efficiency point-of-load regulator meeting automotive temperature and reliability requirements. Use Value: 3–20 V input range accommodates cold-crank (6 V) and load-dump (20 V) conditions; 165°C thermal shutdown exceeds AEC-Q100 Grade 2 limits. |
Use Scenario: Dual-rail power for USB-C PD negotiation controller (3.3 V) and display interface (1.2 V) in portable docking stations. IC Role / Device Role / Timing Role: Space-efficient dual-buck solution minimizing footprint on thin-profile PCBs. Use Value: WSON package option (5.0 × 5.0 mm) reduces board area by 20% vs HTSSOP; separate SS pins enable clean USB enumeration sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54290RGER | Higher 2.2-MHz switching frequency; 3.5-A per channel; no integrated bootstrap diodes | Targets smaller inductors and faster transient response; requires external bootstrap diodes and more complex compensation | Preferred for ultra-compact designs where size outweighs BOM simplicity |
| LM26420QMHX/NOPB | Automotive-grade (AEC-Q100 qualified); identical pinout and electrical specs; extended temp range (–40°C to +125°C) | Designed for automotive infotainment and ADAS; same thermal and electrical behavior but certified for harsh environments | Select when automotive qualification, not just industrial rating, is required |
Compared with TPS54290RGER, LM26400YSD/NOPB offers simpler implementation with integrated bootstrap diodes and internal compensation, while LM26420QMHX/NOPB provides identical functionality with automotive qualification-making it the drop-in replacement where AEC-Q100 compliance is mandatory.
Availability
LM26400YSD/NOPB is available at Aetrix Electronics and suitable for DTV-LCD, industrial PLC I/O modules, and automotive infotainment head units requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM26400YSD/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and power management technologies, with leadership in high-reliability DC-DC conversion solutions.
The LM26400Y series was developed for high-density dual-output point-of-load regulation in industrial, computing, and automotive systems-emphasizing ease of use, thermal robustness, and minimal external component count.
FAQ
What is the recommended input capacitor configuration for LM26400YSD/NOPB?
The LM26400YSD/NOPB requires a low-ESR ceramic input capacitor placed close to the PVIN and GND pins. TI recommends a 10-µF X5R/X7R MLCC in 1210 case size, supplemented by a 0.22-µF 0603 ceramic for high-frequency noise suppression. This configuration ensures stable operation across the 3–20 V input range and prevents voltage droop during high-current transients. The LM26400YSD/NOPB datasheet specifies these values in Table 1 of the Typical Applications section.
Does LM26400YSD/NOPB support pre-biased output startup?
Yes, LM26400YSD/NOPB can start up into a pre-biased output if the input-to-output voltage difference is ≥2 V. This capability is confirmed in Section 7.4.1 of the datasheet, which states successful startup occurs under prebias conditions when sufficient initial voltage exists across the bootstrap capacitor. However, designers should verify behavior under worst-case prebias (e.g., 12-V output with 12-V input) using bench testing, as the LM26400YSD/NOPB does not include active prebias protection circuitry.
How does frequency foldback function in LM26400YSD/NOPB during overload?
In LM26400YSD/NOPB, frequency foldback activates when the FB pin voltage falls below 0.35 V-indicating severe output droop due to overload. The switching frequency decreases linearly as FB drops further, reducing thermal stress on both the IC and external components. This mechanism prevents minimum-on-time violation at low duty cycles and avoids runaway current in the internal 175-mΩ NMOS switch. The behavior is documented in Figure 10 and Section 7.3.1 of the LM26400YSD/NOPB datasheet.
Can LM26400YSD/NOPB operate with only ceramic output capacitors?
Yes, LM26400YSD/NOPB is explicitly optimized for ceramic output capacitors, with internal compensation tuned for their low ESR and high self-resonant frequency. The datasheet recommends X5R or X7R dielectrics (e.g., 36 µF total for 2.5-V output) and warns against Z5U/Y5F types due to capacitance loss under bias and temperature. No external compensation components are needed-confirmed in Section 7.1 and Application Note SNVA221.
What is the thermal performance difference between HTSSOP and WSON packages for LM26400YSD/NOPB?
The WSON package (NHQ) offers superior thermal performance: RθJB = 9.9°C/W vs 18°C/W for HTSSOP (PWP), and RθJA = 27.8°C/W vs 39.4°C/W. This 30% lower junction-to-board resistance makes WSON preferable for high-ambient or high-power-density applications. Both packages require soldering the DAP to a thermal pad, but WSON's smaller footprint (5.0 × 5.0 mm) also reduces board area. These values are specified in Section 6.4 of the LM26400YSD/NOPB datasheet.
LM26400YSD/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 16V
- Current - Output:
- 2A
- Frequency - Switching:
- 520kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WSON (5x5)
LM26400YSD/NOPB FAQ
1.How can I place an order for LM26400YSD/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM26400YSD/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM26400YSD/NOPB reliable?
The price and inventory of LM26400YSD/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM26400YSD/NOPB is usually 5 days.
3.What payment methods are accepted for LM26400YSD/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM26400YSD/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM26400YSD/NOPB?
LM26400YSD/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM26400YSD/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM26400YSD/NOPB?
For technical support, including LM26400YSD/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM26400YSD/NOPB requirements.
6.How does Aetrix verify that LM26400YSD/NOPB is sourced from the original manufacturer or authorized distributors?
All LM26400YSD/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM26400YSD/NOPB meets industry standards.
7.What is the process for return or replacement of LM26400YSD/NOPB?
All LM26400YSD/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM26400YSD/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM26400YSD/NOPB part is unused and in its original packaging.
Return procedure for LM26400YSD/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM26400YSD/NOPB Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

