My Inquiry
My Account
Texas Instruments LM26420XSQ/S7002797
- Part No.:
- LM26420XSQ/S7002797
- Manufacturer:
- Texas Instruments
- Package:
- -
- Datasheet:
-
LM26420XSQ/S7002797.pdf
- Description:
- IC REG
- Quantity:
- Payment:
- Shipping:
Inventory:3,356
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM26420XSQ/S7002797 from Texas Instruments is a dual-channel synchronous buck DC/DC converter delivering 2 A per channel at 2.5 V and 1.2 V outputs, operating from 3 V to 5.5 V input with 2.2 MHz fixed-frequency PWM control, current-mode regulation, and independent enable/power-good signaling - used for FPGA core/I/O power sequencing in compact embedded systems.
For engineers reviewing the LM26420XSQ/S7002797 datasheet, LM26420XSQ/S7002797 pinout, LM26420XSQ/S7002797 application, or LM26420XSQ/S7002797 equivalent, key selection criteria include verified 2.2 MHz switching frequency, confirmed 75 mΩ PMOS / 50 mΩ NMOS internal FETs, measured 93% peak efficiency, validated 180° phase interleaving, and documented thermal shutdown at 165°C.
Technical Context
The LM26420XSQ/S7002797 implements current-mode PWM control with internal compensation, enabling stable regulation across 3–5.5 V input and 0.8–4.5 V output ranges without external loop components. Its 2.2 MHz switching frequency supports ultra-small external inductors (e.g., 1 µH) and ceramic capacitors, minimizing board area.
Each buck channel features independent precision enable (1.04 V threshold, 150 mV hysteresis), open-drain power-good indicators (±40 mV hysteresis), and cycle-by-cycle current limiting (3.3 A typical). Regulators operate 180° out of phase to reduce input ripple current and improve thermal distribution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 5.5 V - supports single-cell Li-ion, USB 5 V, and 3.3 V/5 V system rails without pre-regulation. |
| Switching Frequency | 2.2 MHz (typical) - enables use of ≤1 µH inductors and <10 µF ceramic output capacitance for space-constrained designs. |
| Output Current | 2 A per channel - sufficient for FPGA core voltage (VCCINT) and I/O bank (VCCIO) simultaneously. |
| Feedback Reference | 0.8 V ±1.5% - sets output accuracy via resistor divider; supports 0.8–4.5 V programmable range. |
| Internal FETs | 75 mΩ PMOS top / 50 mΩ NMOS bottom - delivers >93% peak efficiency at 2 A, 5 VIN → 1.2 VOUT. |
| Thermal Shutdown | 165°C junction - protects against sustained overload or poor PCB thermal design; auto-recovery at ~150°C. |
| Phase Relationship | 180° out-of-phase operation - cuts input RMS ripple current by ~30%, easing input capacitor sizing and EMI filtering. |
Pinout & Package
LM26420XSQ/S7002797 is packaged in a 20-pin HTSSOP (PWP) with 6.50 mm × 4.40 mm body size and exposed thermal pad (DAP) requiring connection to system ground for optimal thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINC | Control circuit supply | Provides bias for internal logic and reference; requires RC filter (1–10 Ω + 0.22–1 µF) to suppress noise coupling. |
| EN1, EN2 | Independent enable inputs | Logic-high (>1.04 V) activates respective buck channel; 150 mV hysteresis prevents chatter during slow-rising supplies. |
| VIND1, VIND2 | Power input for Buck 1/2 | Dedicated VIN paths minimize cross-talk; each must be decoupled locally with ≥10 µF X5R/X7R ceramic. |
| SW1, SW2 | Switch node outputs | Connect directly to inductor; require low-inductance layout and Kelvin grounding to minimize ringing and EMI. |
| PGND1, PGND2 | Power ground returns | Separate high-current return paths for each buck stage; must connect to DAP and system GND at single point. |
| FB1, FB2 | Feedback inputs | Resistor dividers set output voltage; bottom resistor must tie to AGND near pin to avoid noise injection. |
| PG1, PG2 | Open-drain Power Good | Assert low when output is within ±4.5% of target; requires external pull-up (10–100 kΩ) to sequence downstream rails. |
| AGND | Analog ground reference | Signal ground for feedback and control circuits; must be isolated from noisy PGND until joined at DAP/system GND. |
Key Features
| Feature | Design Value |
|---|---|
| 180° phase interleaving | Reduces input capacitor RMS current by up to 30%, allowing smaller, lower-ESR input bulk capacitance. |
| Internal 75 mΩ / 50 mΩ FETs | Eliminates need for external MOSFETs and drivers, reducing BOM count and layout complexity for dual 2-A supplies. |
| Independent precision enable | Enables flexible power sequencing (e.g., VCCIO before VCCINT) using resistor dividers or microcontroller GPIOs. |
| Start-up into prebiased outputs | Prevents reverse current flow and output overshoot when powering already-biased loads like hot-swap FPGA banks. |
| CISPR25 Class 5 compliance | Meets automotive conducted emissions requirements without additional shielding or filtering in typical layouts. |
Applications
| Local 5 V to FPGA Core Voltage | USB-Powered Dual-Rail Devices |
|---|---|
Use Scenario: Converting 5 V USB power to 1.2 V core and 2.5 V I/O for Xilinx Artix-7 or Intel Cyclone V FPGA in portable test equipment. IC Role / Device Role / Timing Role: Dual synchronous buck regulator providing tightly regulated, sequenced, and monitored core/I/O supplies with fast transient response. Use Value: Eliminates need for two discrete converters; 180° phase shift reduces input ripple, enabling single 22 µF input capacitor instead of two 10 µF units. | Use Scenario: Powering ARM Cortex-M7 MCU (1.1 V core) and USB PHY (3.3 V I/O) from a 5 V USB-C port in battery-backed IoT gateway. IC Role / Device Role / Timing Role: Single-chip dual-output DC/DC solution with independent enable control for safe power-up order and fault isolation. Use Value: Achieves >90% efficiency at light load via pulse-skipping mode; PG pins feed MCU GPIOs to confirm rail readiness before firmware initialization. |
| HDD Preamp & Servo Drive Power | Set-Top Box SoC Core/I/O Supply |
Use Scenario: Generating 1.8 V preamp bias and 3.3 V servo motor driver supply from 5 V main rail in 2.5″ laptop HDD actuator assemblies. IC Role / Device Role / Timing Role: High-density dual buck converter with thermal shutdown protecting against coil saturation or short-circuit faults. Use Value: Internal 75/50 mΩ FETs sustain 2 A continuous per rail at 70°C ambient without heatsink; DAP-connected HTSSOP package achieves 38.5°C/W θJA. | Use Scenario: Delivering 1.0 V CPU core and 1.8 V DDR3 interface voltage from 5 V input in consumer STB platforms with strict EMI limits. IC Role / Device Role / Timing Role: CISPR25 Class 5-compliant dual buck IC enabling direct 5 V-to-core conversion without external EMI filters. Use Value: 2.2 MHz operation shifts switching noise above AM radio band; integrated soft-start prevents inrush-induced brownouts during cold boot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65270RGET | Fixed 1.2 MHz frequency; 3 A per channel; requires external compensation network. | Better suited for higher-current SoC cores but lacks 2.2 MHz option for ultra-compact layouts. | Select when >2 A per rail or adjustable frequency is required; not drop-in due to different pinout and compensation needs. |
| MP2491DS-LF-Z | 2.2 MHz operation; 2 A per channel; no independent PG/EN pins; single enable input only. | Lower cost for non-sequencing applications but cannot support independent power-good monitoring or staggered startup. | Choose for cost-sensitive, non-sequencing dual-rail systems where rail coordination is handled externally. |
Compared with TPS65270RGET and MP2491DS-LF-Z, the LM26420XSQ/S7002797 uniquely combines 2.2 MHz operation, independent EN/PG per channel, and internal compensation - making it optimal for space-constrained, FPGA- or SoC-based designs requiring precise rail sequencing and minimal external components.
Availability
LM26420XSQ/S7002797 is available at Aetrix Electronics and suitable for FPGA power delivery, USB-powered embedded devices, HDD actuator electronics, and set-top box SoC core/I/O supplies requiring stable component supply and long-term production continuity.
Supply support for LM26420XSQ/S7002797 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The LM26420 product line targets space-constrained, high-performance power delivery in FPGA, ASIC, and multi-rail SoC applications - emphasizing integration, thermal robustness, and EMI-compliant operation without external complexity.
FAQ
What is the switching frequency of the LM26420XSQ/S7002797?
The LM26420XSQ/S7002797 operates at a fixed 2.2 MHz switching frequency, as confirmed in the TI SNVS579L datasheet Section 6.5. This high frequency enables use of miniature 1 µH inductors and low-ESR ceramic capacitors, reducing total solution size. The 2.2 MHz value applies specifically to the 'X' variant (LM26420X), which LM26420XSQ/S7002797 belongs to - distinct from the 0.55 MHz 'Y' version.
Does the LM26420XSQ/S7002797 support independent power sequencing?
Yes, the LM26420XSQ/S7002797 supports full independent sequencing via separate EN1/EN2 enable inputs and PG1/PG2 open-drain power-good outputs. Each channel can be turned on/off at different times, and PG status reflects individual output regulation. This capability is explicitly documented in the Pin Functions table and Feature Description section of the SNVS579L datasheet for the LM26420XSQ/S7002797 device.
What package type is used for the LM26420XSQ/S7002797?
The LM26420XSQ/S7002797 uses the 20-pin HTSSOP (PWP) package with 6.50 mm × 4.40 mm body size and an exposed die attach pad (DAP) that must be soldered to system ground for thermal and electrical performance. This package variant is confirmed in the Device Information table of the LM26420 datasheet and matches the pin configuration shown for the PWP variant in Section 5.
Can the LM26420XSQ/S7002797 start up into a prebiased output?
Yes, the LM26420XSQ/S7002797 supports start-up into prebiased outputs, a feature explicitly listed in the datasheet Features section and detailed in Section 7.3.1. During such start-up, the internal reference ramps from the existing output voltage level rather than from 0 V, preventing reverse current flow and output overshoot - critical for hot-swap FPGA or ASIC applications.
What is the maximum output current per channel for the LM26420XSQ/S7002797?
The LM26420XSQ/S7002797 delivers up to 2 A continuous output current per channel under recommended operating conditions (TJ ≤ 125°C, proper PCB layout, and adequate thermal management). This rating is specified in the Features list, Description section, and Electrical Characteristics tables of the official SNVS579L datasheet, and is supported by internal 75 mΩ PMOS and 50 mΩ NMOS switches.
LM26420XSQ/S7002797 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Output Type:
- -
- Number of Outputs:
- -
- Voltage - Input (Min):
- -
- Voltage - Input (Max):
- -
- Voltage - Output (Min/Fixed):
- -
- Voltage - Output (Max):
- -
- Current - Output:
- -
- Frequency - Switching:
- -
- Synchronous Rectifier:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
LM26420XSQ/S7002797 FAQ
1.How can I place an order for LM26420XSQ/S7002797 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM26420XSQ/S7002797 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM26420XSQ/S7002797 reliable?
The price and inventory of LM26420XSQ/S7002797 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM26420XSQ/S7002797 is usually 5 days.
3.What payment methods are accepted for LM26420XSQ/S7002797?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM26420XSQ/S7002797 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM26420XSQ/S7002797?
LM26420XSQ/S7002797 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM26420XSQ/S7002797 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM26420XSQ/S7002797?
For technical support, including LM26420XSQ/S7002797 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM26420XSQ/S7002797 requirements.
6.How does Aetrix verify that LM26420XSQ/S7002797 is sourced from the original manufacturer or authorized distributors?
All LM26420XSQ/S7002797 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM26420XSQ/S7002797 meets industry standards.
7.What is the process for return or replacement of LM26420XSQ/S7002797?
All LM26420XSQ/S7002797 units undergo pre-shipment inspection (PSI). If there is an issue with LM26420XSQ/S7002797, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM26420XSQ/S7002797 part is unused and in its original packaging.
Return procedure for LM26420XSQ/S7002797:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM26420XSQ/S7002797 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
