My Inquiry
My Account
Texas Instruments LM26480SQ-BF/NOPB
- Part No.:
- LM26480SQ-BF/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LM26480SQ-BF/NOPB.pdf
- Description:
- IC REG QUAD BUCK/LNR SYNC 24WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,353
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM26480SQ-BF/NOPB from Texas Instruments is a dual-buck + dual-LDO power management IC for low-power digital systems, integrating two 1.5-A, 2-MHz synchronous buck regulators (VOUT: 0.8–2 V and 1–3.3 V) and two 300-mA LDOs (VOUT: 1–3.5 V, 25-mV typical dropout), with individual enables, power-good signaling, and external clock synchronization capability. It powers application processors, FPGAs, and I/O rails in portable and embedded devices.
For engineers reviewing the LM26480SQ-BF/NOPB datasheet, LM26480SQ-BF/NOPB pinout, LM26480SQ-BF/NOPB application, or LM26480SQ-BF/NOPB equivalent, key selection criteria include its 2-MHz fixed-frequency operation (externally synchronizable via SYNC pin), ±3% feedback voltage accuracy across both buck and LDO stages, thermal/overcurrent protection, and support for PFM-to-PWM auto-mode switching under light loads - critical for battery life and transient response in space-constrained designs.
Technical Context
The LM26480SQ-BF/NOPB implements a voltage-mode PWM control architecture with synchronous rectification in both buck stages, enabling up to 96% efficiency at 1.5-A load. Its internal 2-MHz oscillator is replaceable by an external 10.4–15.6 MHz clock applied to the SYNC pin - a feature exclusive to the SQ-BF variant - which feeds a 6.5× divider to maintain nominal 2-MHz regulation frequency while eliminating switching noise coupling in sensitive mixed-signal systems.
Each regulator block features independent enable inputs (ENSW1/ENSW2, ENLDO1/ENLDO2), dedicated feedback pins (FB1/FB2, FBL1/FBL2), and integrated protections including undervoltage lockout (2.7–2.9 V), thermal shutdown (160°C), and current limiting (2–2.4 A peak per buck). The nPOR open-drain output provides programmable 60-ms or 130-µs power-on reset assertion for system sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V - supports single Li-ion, USB, or regulated 3.3/5-V rails without pre-regulation. |
| Buck Output Current | 1.5 A per channel - sufficient for core logic and memory rails of modern ARM/FPGA SoCs. |
| LDO Output Current | 300 mA per channel - targets analog peripherals, sensors, or low-noise I/O buffers requiring <150 µVRMS noise. |
| Switching Frequency | 2 MHz (internal or SYNC-derived) - enables use of compact 2.2-µH inductors and reduces EMI in high-density PCB layouts. |
| Feedback Accuracy | ±3% for all four regulators - ensures stable voltage margins under temperature (-40°C to +125°C) and line/load transients. |
| Dropout Voltage (LDO) | 25 mV typical at 50 mA - maintains regulation down to ultra-low input headroom, e.g., when powered from a buck output. |
| Quiescent Current (Buck) | 33 µA in PFM mode - extends battery runtime in always-on sensor or standby subsystems. |
Pinout & Package
LM26480SQ-BF/NOPB is housed in a thermally enhanced 24-pin WQFN package (4.0 mm × 4.0 mm, 0.5-mm pitch) with exposed DAP for improved heat dissipation. Pin functions are validated per TI SNVS543N Rev N datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN1 / VIN2 | Buck input power supply | Independent 2.8–5.5 V inputs for each buck stage - enables flexible rail sourcing (e.g., battery + system rail). |
| SW1 / SW2 | Buck switch node | Connects to external 2.2-µH inductor and 10-µF output capacitor - requires tight layout for EMI and efficiency. |
| FB1 / FB2 / FBL1 / FBL2 | Regulator feedback input | Resistor-divider inputs setting VOUT; ±3% accuracy allows precise core/I/O voltage targeting (e.g., 1.2 V ±36 mV). |
| ENSW1 / ENSW2 / ENLDO1 / ENLDO2 | Digital enable control | Active-high logic inputs - enable/disable each regulator independently for dynamic power sequencing and sleep modes. |
| SYNC | External clock input | Accepts 10.4–15.6 MHz signal (SQ-BF only); divides by 6.5 to synchronize internal 2-MHz regulation - eliminates beat frequencies in multi-PMIC systems. |
| nPOR | Open-drain power-good output | Asserts low when either buck output falls outside 82–92% of target - provides system-level reset timing (60 ms default) for safe boot. |
| GND_SW1 / GND_SW2 / GND_L / GND_C / DAP | Ground terminals | Separate ground returns isolate switching noise (GND_SWx), LDO noise (GND_L), and analog reference (GND_C); DAP improves thermal resistance to 0.4°C/W. |
Key Features
| Feature | Design Value |
|---|---|
| PWM-to-PFM auto-mode switching | Maintains >90% efficiency above 70 mA while dropping quiescent current to 33 µA below - optimizes battery life across full load range. |
| External clock synchronization (SQ-BF only) | Eliminates switching noise interference in RF/analog sections by aligning regulator clocks across multiple PMUs or with system clock domain. |
| Individual regulator enables & power-good | Enables precise power sequencing (e.g., LDO1 → Buck1 → Buck2) and fault isolation without external logic or supervisors. |
| Thermal and overcurrent protection | Shuts down safely at 160°C junction temp or 2–2.4 A peak current - prevents damage during short-circuit or overload events. |
| No-load LDO stability | Remains in regulation with zero external load - essential for CMOS RAM keep-alive, real-time clock, or always-on sensor bias rails. |
Applications
| Core Digital Power | Peripheral I/O Power |
|---|---|
Use Scenario: Supplying 1.2-V core voltage to ARM Cortex-A series processors in handheld medical monitors. IC Role / Device Role / Timing Role: Dual-buck regulator delivering 1.5-A continuous current with soft-start and nPOR sequencing to ensure clean CPU boot. Use Value: 96% efficiency minimizes thermal load in sealed enclosures; ±3% VOUT accuracy meets processor AVS voltage margin requirements. |
Use Scenario: Powering 3.3-V SDIO, USB PHY, and display interface I/O banks in industrial HMI panels. IC Role / Device Role / Timing Role: LDO2 supplies low-noise 3.3 V; Buck2 delivers 3.3 V at 1.5 A with PFM mode extending battery runtime during idle periods. Use Value: 150 µVRMS output noise prevents data corruption on high-speed serial links; 25-mV dropout sustains regulation during brownout conditions. |
| Digital Radios | Image Transmission Module |
Use Scenario: Providing clean, sequenced rails to SDR transceivers (e.g., AD9361) in UAV telemetry systems. IC Role / Device Role / Timing Role: Buck1 (1.3 V) powers RFIC digital core; LDO1 (2.5 V) supplies PLL/VCO analog section; SYNC pin locks switching to baseband clock. Use Value: External clock sync eliminates mixing spurs in receiver IF band; separate GND_SW1/GND_L grounds prevent digital noise coupling into VCO. |
Use Scenario: Powering CMOS image sensor, ISP, and MIPI transmitter in endoscopic camera modules. IC Role / Device Role / Timing Role: Buck2 (2.8 V) drives sensor analog front-end; LDO2 (1.8 V) supplies MIPI PHY; nPOR coordinates sensor initialization timing. Use Value: 60-ms nPOR delay matches sensor firmware boot sequence; 0.47-µF LDO output cap ensures fast load transient response for pixel readout bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail PMU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65023RSBR | Triple 1.5-A buck + triple LDO; no SYNC pin; 2.25-MHz fixed frequency; smaller 4×4 mm QFN. | Lacks external clock sync and independent nPOR - less suitable for noise-sensitive RF or multi-PMIC synchronized systems. | Preferred for cost-sensitive, space-constrained apps where sync is unnecessary and triple-buck topology matches BOM. |
| LM2735YSDX/NOPB | Single 1.6-A buck (no LDOs); 1.6-MHz switching; no SYNC; requires external LDOs for auxiliary rails. | Not a functional replacement - lacks integrated LDOs and dual-buck capability; requires additional components for same functionality. | Select only when designing custom PMU with discrete LDOs and needing higher Vin max (6 V) or different footprint. |
Compared with TPS65023RSBR and LM2735YSDX/NOPB, LM26480SQ-BF/NOPB uniquely combines dual-buck + dual-LDO integration with external clock synchronization - making it the only option among the three for applications demanding deterministic switching noise control and minimal component count in RF-adjacent or multi-PMIC systems.
Availability
LM26480SQ-BF/NOPB is available at Aetrix Electronics and suitable for core digital power, peripheral I/O power, digital radios, and image transmission modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for medical, industrial, and aerospace programs.
Supply support for LM26480SQ-BF/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in high-reliability power solutions for automotive, industrial, and communications markets.
The LM26480 product line delivers highly integrated, thermally robust PMUs optimized for low-power digital applications - specifically targeting portable computing, imaging, and wireless infrastructure where efficiency, noise control, and sequencing precision are critical.
FAQ
What is the function of the SYNC pin on the LM26480SQ-BF/NOPB?
The SYNC pin on the LM26480SQ-BF/NOPB accepts an external 10.4–15.6 MHz clock signal - a feature exclusive to the SQ-BF variant - which is divided by 6.5 to generate the 2-MHz switching frequency for both buck regulators. This replaces the internal oscillator and forces PWM-only operation, eliminating PFM mode and enabling precise noise spectrum control in RF-sensitive or multi-PMIC synchronized systems. The LM26480SQ-BF/NOPB datasheet specifies that SYNC must be grounded if unused.
Does the LM26480SQ-BF/NOPB support independent power sequencing of its four regulators?
Yes, the LM26480SQ-BF/NOPB supports full independent sequencing via four dedicated enable pins: ENSW1, ENSW2, ENLDO1, and ENLDO2. Each is active-high and can be controlled by external GPIOs or supervisor ICs. Additionally, the nPOR pin provides a system-level reset signal triggered when either buck output deviates beyond ±8% of target, allowing coordinated startup with processors or FPGAs. This eliminates need for external sequencing logic in most implementations of LM26480SQ-BF/NOPB.
What is the minimum input voltage required for the LDOs in the LM26480SQ-BF/NOPB?
The LM26480SQ-BF/NOPB LDOs (VINLDO1 and VINLDO2) operate with a minimum input voltage of 1.74 V, as specified in the "Power Block Operation" table and confirmed in Section 7.6. This allows them to be powered directly from a buck output (e.g., 1.8-V rail) while maintaining regulation - critical for cascaded power architectures. Dropout voltage is 25 mV typical at 50 mA, meaning VOUT can be sustained within specification even when VIN is only ~25 mV above the set output voltage.
How does the LM26480SQ-BF/NOPB handle thermal overload conditions?
The LM26480SQ-BF/NOPB incorporates thermal shutdown protection that triggers at 160°C junction temperature (TSD), with 20°C hysteresis (TSDH), per Section 7.5 of the datasheet. When exceeded, the device disables all regulators and enters thermal shutdown until junction temperature drops to ~140°C. Recovery is automatic. This protects against sustained overloads or poor PCB thermal design. The WQFN package's low RθJC(bot) of 0.4°C/W and exposed DAP pad are essential to maintain safe operation under 1.5-A buck loads.
Can the LM26480SQ-BF/NOPB operate with only one buck stage enabled?
Yes, the LM26480SQ-BF/NOPB supports independent operation of either buck stage: ENSW1 and ENSW2 are fully isolated control inputs. When one buck is disabled, its associated SWx pin floats (high-impedance), and the corresponding FBx input remains valid but inactive. The device continues regulating the enabled buck and both LDOs normally. No special configuration or external components are needed - this behavior is verified in the "Device Functional Modes" section and typical application schematics of the LM26480SQ-BF/NOPB datasheet.
LM26480SQ-BF/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Topology:
- Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
- Number of Outputs:
- 4
- Frequency - Switching:
- 2MHz
- Voltage/Current - Output 1:
- 0.8V ~ 2V, 1.5A
- Voltage/Current - Output 2:
- 1V ~ 3.3V, 1.5A
- Voltage/Current - Output 3:
- 1V ~ 3.5V, 300mA
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WQFN (4x4)
LM26480SQ-BF/NOPB FAQ
1.How can I place an order for LM26480SQ-BF/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM26480SQ-BF/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM26480SQ-BF/NOPB reliable?
The price and inventory of LM26480SQ-BF/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM26480SQ-BF/NOPB is usually 5 days.
3.What payment methods are accepted for LM26480SQ-BF/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM26480SQ-BF/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM26480SQ-BF/NOPB?
LM26480SQ-BF/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM26480SQ-BF/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM26480SQ-BF/NOPB?
For technical support, including LM26480SQ-BF/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM26480SQ-BF/NOPB requirements.
6.How does Aetrix verify that LM26480SQ-BF/NOPB is sourced from the original manufacturer or authorized distributors?
All LM26480SQ-BF/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM26480SQ-BF/NOPB meets industry standards.
7.What is the process for return or replacement of LM26480SQ-BF/NOPB?
All LM26480SQ-BF/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM26480SQ-BF/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM26480SQ-BF/NOPB part is unused and in its original packaging.
Return procedure for LM26480SQ-BF/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM26480SQ-BF/NOPB Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
