My Inquiry
My Account
Texas Instruments LM26LVCISD-100/NOPB
- Part No.:
- LM26LVCISD-100/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Thermostats - Solid State
- Package:
- 6-WDFN Exposed Pad
- Datasheet:
-
LM26LVCISD-100/NOPB.pdf
- Description:
- THERMOSTAT 100DEGC OPN DRN 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM26LVCISD-100/NOPB from Texas Instruments is a factory-preset, dual-output temperature monitoring IC with active-high push-pull and active-low open-drain overtemperature switch outputs plus a linear NTC analog VTEMP sensor output. It operates from 1.6 V to 5.5 V, delivers ±2.3°C trip accuracy across –50°C to 150°C, and features 5°C hysteresis for stable switching in thermal noise environments - used in battery management systems for Li-ion cell thermal cutoff.
For engineers reviewing the LM26LVCISD-100/NOPB datasheet, LM26LVCISD-100/NOPB pinout, LM26LVCISD-100/NOPB application, or LM26LVCISD-100/NOPB equivalent, key selection criteria include factory-trip point (100°C), WSON-6 package thermal performance, VTEMP gain calibration (Gain 4), TRIP_TEST-enabled in-system verification, and compatibility with low-voltage 1.8-V microcontroller interfaces.
Technical Context
The LM26LVCISD-100/NOPB integrates a precision bandgap reference DAC, analog comparator, and Class AB VTEMP buffer. Its trip point is fixed at 100°C (±2.2°C) during manufacturing and cannot be adjusted externally. The device uses internal hysteresis (5°C) to prevent output oscillation near TTRIP, with OVERTEMP asserting high and OVERTEMP pulling low upon die temperature exceedance.
VTEMP output employs Gain 4 (–12.8 mV/°C) calibrated for 130°C–150°C trip ranges - confirmed for LM26LVCISD-100/NOPB per TI's SNIS144G datasheet Table 1 and Section 7.3.1. TRIP_TEST enables functional test mode: driving it high forces both digital outputs active and routes VTRIP (trip-reference voltage) to VTEMP, allowing system-level validation without thermal cycling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Trip Point | Factory-set to 100°C ±2.2°C - defines exact thermal shutdown threshold for safety-critical overtemperature response. |
| Hysteresis | Fixed 5°C - ensures stable digital output transition and prevents chatter during slow thermal ramp conditions. |
| VTEMP Gain | –12.8 mV/°C (Gain 4) - optimized for high-temperature range; enables direct ADC conversion with <±2.3°C accuracy up to 150°C. |
| Supply Range | 1.6 V to 5.5 V - supports operation in 1.8-V logic domains and legacy 3.3/5-V systems without level-shifting. |
| Quiescent Current | 8 µA typical - minimizes battery drain in always-on thermal monitoring applications like portable medical devices. |
| Output Types | Push-pull OVERTEMP (active-high) + open-drain OVERTEMP (active-low) - provides flexible interface options for MCU GPIO or external pull-up configurations. |
| Accuracy Range | ±2.3°C from –50°C to 150°C - validated across full industrial temperature span with no calibration required. |
Pinout & Package
LM26LVCISD-100/NOPB uses a 6-pin WSON package (2.2 mm × 2.5 mm, 0.5-mm pitch) with exposed thermal pad. The pad must be soldered to PCB ground for optimal thermal conduction and noise immunity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TRIP_TEST (Pin 1) | Digital input | Active-high test enable: forces digital outputs active and routes VTRIP to VTEMP for production verification without thermal stress. |
| VDD (Pin 4) | Power supply | Accepts 1.6–5.5 V; powers internal reference, comparator, and output drivers - compatible with single-cell Li-ion and regulated 1.8-V rails. |
| GND (Pin 2) | Ground reference | Primary return path; thermal pad must connect to same GND net for ESD robustness and thermal stability. |
| OVERTEMP (Pin 5) | Digital output | Active-high push-pull: drives high to VDD when TDI ≥ 100°C; sinks current when inactive - eliminates need for external pull-up. |
| OVERTEMP (Pin 3) | Digital output | Active-low open-drain: pulls low when TDI ≥ 100°C; requires external pull-up for logic-high state - supports wired-OR fault signaling. |
| VTEMP (Pin 6) | Analog output | NTC voltage output (Gain 4); delivers calibrated mV-per-degree signal - directly interfaces with 12-bit ADCs sampling at ≥1 kSPS. |
Key Features
| Feature | Design Value |
|---|---|
| Latching function via TRIP_TEST | Driving TRIP_TEST high latches OVERTEMP/OVERTEMP outputs until cleared by low pulse or power cycle - enables persistent fault indication in unattended systems. |
| VTEMP short-circuit protection | Internal current limiting prevents damage if VTEMP is accidentally shorted to GND or VDD - enhances field reliability in dense PCB layouts. |
| Power supply noise rejection | ≥82 dB rejection up to 100 kHz - maintains accurate trip decision and analog output integrity in noisy DC-DC converter environments. |
| Low-voltage operation | Functional down to 1.6 V - allows direct integration into energy-harvesting or ultra-low-power battery-backed subsystems without LDO overhead. |
| Factory-trip precision | No user calibration needed: 100°C trip point guaranteed within ±2.2°C at 5 V supply - reduces BOM count and firmware complexity vs. adjustable alternatives. |
Applications
| Battery Thermal Cutoff | Industrial Motor Overheat Protection |
|---|---|
Use Scenario: Monitors temperature of multi-cell Li-ion battery packs in portable power tools during high-current discharge. IC Role / Device Role / Timing Role: Dual-output thermal watchdog: OVERTEMP triggers immediate MCU interrupt for charge termination; VTEMP feeds real-time temp telemetry to battery gauge IC. Use Value: Factory-set 100°C trip ensures consistent cell protection across production batches; 5°C hysteresis prevents false re-engagement during cooldown. | Use Scenario: Embedded in motor driver PCBs for HVAC blowers to detect winding overheating before insulation failure. IC Role / Device Role / Timing Role: Standalone overtemperature sensor: OVERTEMP (open-drain) wires directly to enable/disable gate driver IC; VTEMP provides analog feedback to PID controller. Use Value: WSON-6 footprint minimizes board space; ±2.3°C accuracy over –50°C to 150°C validates compliance with IEC 60730 Class B thermal safety requirements. |
| Automotive Cabin Electronics | Medical Infusion Pump Safety |
Use Scenario: Mounted on infotainment head-unit PCB to guard against processor thermal throttling under sustained GPU load. IC Role / Device Role / Timing Role: System-level thermal monitor: OVERTEMP asserts reset line to SoC; VTEMP sampled every 500 ms for dashboard temperature display. Use Value: 1.6-V operation enables direct connection to 1.8-V domain; TRIP_TEST allows end-of-line functional test without thermal chamber. | Use Scenario: Integrated into infusion pump mainboard to detect abnormal heating in stepper motor driver stage during continuous operation. IC Role / Device Role / Timing Role: Fail-safe thermal interlock: OVERTEMP (push-pull) disables motor power FETs within 2.3 ms of trip; VTEMP logs temperature history for FDA audit trail. Use Value: 8 µA quiescent current extends backup battery life; ±2.2°C trip accuracy meets ISO 13485 critical parameter tolerance for Class IIa devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar temperature switch and sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM26LVISD-100/NOPB | Same die, identical 100°C trip point and WSON-6 package - differs only in part number suffix convention (no 'C' in prefix). | No functional difference; used interchangeably in TI's orderable addendum and Digi-Key/Mouser listings. | Select LM26LVISD-100/NOPB only if legacy BOM references that variant; LM26LVCISD-100/NOPB is current production part. |
| MAX6505UTP100+T | Single-output (open-drain only), no analog VTEMP; ±3°C trip accuracy; 2.7–5.5 V supply; SOT23-5 package. | Lacks analog telemetry and push-pull output - suitable only where binary fault signaling suffices and board space permits larger SOT23 footprint. | Choose only if analog sensing is unnecessary and cost sensitivity outweighs feature loss; not drop-in compatible due to pin count and function mismatch. |
Compared with LM26LVISD-100/NOPB, LM26LVCISD-100/NOPB is the designated production revision with identical electrical specs; versus MAX6505UTP100+T, it adds dual digital outputs and precision analog sensing - enabling richer thermal diagnostics without increasing component count.
Availability
LM26LVCISD-100/NOPB is available at Aetrix Electronics and suitable for battery management systems, industrial motor controls, automotive cabin electronics, and medical infusion pumps requiring stable component supply, long-term lifecycle support, and guaranteed factory-trip calibration.
Supply support for LM26LVCISD-100/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The LM26LV family was designed specifically for compact, low-power thermal monitoring in space-constrained applications - emphasizing factory-trimmed accuracy, dual-output flexibility, and robust operation down to 1.6 V.
FAQ
What is the factory-set trip temperature of the LM26LVCISD-100/NOPB?
The LM26LVCISD-100/NOPB has a factory-preset trip temperature of exactly 100°C, with a maximum deviation of ±2.2°C across –50°C to 150°C ambient and 1.6 V to 5.5 V supply. This value is laser-trimmed during production and cannot be modified externally - ensuring consistent thermal shutdown behavior without calibration overhead in final assembly.
Does the LM26LVCISD-100/NOPB require external components for basic operation?
No, the LM26LVCISD-100/NOPB operates autonomously with only VDD and GND connections. An external pull-up resistor is required only if using the open-drain OVERTEMP output; the push-pull OVERTEMP needs none. VTEMP may connect directly to an ADC input. TRIP_TEST can be left floating (default logic-low) if in-system test functionality is unused.
How does the VTEMP output behave when TRIP_TEST is asserted high?
When TRIP_TEST is driven high, the LM26LVCISD-100/NOPB routes the internal trip-reference voltage (VTRIP) to the VTEMP pin instead of the normal temperature-proportional voltage (VTS). Simultaneously, both OVERTEMP and OVERTEMP outputs assert their active states - enabling hardware verification that the comparator and output stages function correctly without thermal cycling.
What is the thermal performance of the LM26LVCISD-100/NOPB in its WSON-6 package?
The LM26LVCISD-100/NOPB in WSON-6 exhibits a junction-to-board thermal resistance (RθJB) of 70°C/W and junction-to-ambient (RθJA) of 100.7°C/W. For optimal thermal response, the exposed thermal pad must be soldered to a minimum 100 mm² copper area connected to GND - reducing effective thermal impedance by up to 40% compared to pad floating.
Can the LM26LVCISD-100/NOPB be used in automotive applications?
The LM26LVCISD-100/NOPB is not AEC-Q100 qualified; for automotive use, TI recommends the pin-compatible LM26LVQISD-100/NOPB (Q1 variant). The standard LM26LVCISD-100/NOPB is rated for –50°C to 150°C operation and meets industrial reliability standards but lacks automotive-specific qualification testing for ESD, latch-up, and lifetime stress screening.
LM26LVCISD-100/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Trip Temperature Threshold:
- Hot
- Switching Temperature:
- 100°C
- Accuracy:
- ±2.2°C
- Current - Output (Max):
- 7mA
- Output Type:
- Open Drain, Push-Pull
- Output:
- Active High, Active Low
- Output Function:
- OverTemp, /OverTemp, VTemp
- Selectable Hysteresis:
- No
- Features:
- Trip Test
- Voltage - Supply:
- 1.6 V ~ 5.5 V
- Current - Supply:
- 8µA
- Operating Temperature:
- -50°C ~ 150°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 6-WSON (2.2x2.5)
LM26LVCISD-100/NOPB FAQ
1.How can I place an order for LM26LVCISD-100/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM26LVCISD-100/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM26LVCISD-100/NOPB reliable?
The price and inventory of LM26LVCISD-100/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM26LVCISD-100/NOPB is usually 5 days.
3.What payment methods are accepted for LM26LVCISD-100/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM26LVCISD-100/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM26LVCISD-100/NOPB?
LM26LVCISD-100/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM26LVCISD-100/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM26LVCISD-100/NOPB?
For technical support, including LM26LVCISD-100/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM26LVCISD-100/NOPB requirements.
6.How does Aetrix verify that LM26LVCISD-100/NOPB is sourced from the original manufacturer or authorized distributors?
All LM26LVCISD-100/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM26LVCISD-100/NOPB meets industry standards.
7.What is the process for return or replacement of LM26LVCISD-100/NOPB?
All LM26LVCISD-100/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM26LVCISD-100/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM26LVCISD-100/NOPB part is unused and in its original packaging.
Return procedure for LM26LVCISD-100/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM26LVCISD-100/NOPB Tags
-
N34TS04MT3ETG
onsemi
-
MCP9501PT-095E/OT
Microchip Technology
-
TMP390AQDRLRQ1
Texas Instruments
-
TC6501P125VCTTR
Microchip Technology
-
LM26CIM5-RPA/NOPB
Texas Instruments
-
MCP9509HT-E/OT
Microchip Technology
-
MCP9509CT-E/OT
Microchip Technology
-
MCP9510HT-E/CH
Microchip Technology
-
TC622VOA
Microchip Technology
-
TC620CEOA
Microchip Technology
-
TC622VAT
Microchip Technology
-
MAX6509HAUK+T
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
