Texas Instruments LM27762DSSR
- Part No.:
- LM27762DSSR
- Manufacturer:
- Texas Instruments
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
LM27762DSSR.pdf
- Description:
- IC REG CHARGE PUMP ADJ DL 12WSON
- Quantity:
- Payment:

- Shipping:

Inventory:5,749
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM27762DSSR from Texas Instruments is a dual-rail, low-noise integrated charge pump + LDO IC generating independently adjustable ±1.5V to ±5V outputs with ±250mA capability, 2MHz fixed-frequency operation, and 22µVRMS output noise - deployed in high-fidelity audio biasing and precision data converter power supplies.
For engineers reviewing the LM27762DSSR datasheet, LM27762DSSR pinout, LM27762DSSR application, or LM27762DSSR equivalent, this page delivers verified pin functions, real-world load/line regulation performance, confirmed thermal metrics (RθJA = 62.2°C/W), and validated alternatives for ±VOUT rail generation in space-constrained analog systems.
Technical Context
The LM27762DSSR integrates an inverting charge pump (2MHz switching, 2.5Ω CPOUT impedance at 5V) followed by a negative LDO and a separate positive LDO - enabling independent enable control (EN+, EN–) and feedback-based voltage setting (VFB+ = 1.20V, VFB− = −1.22V) for precise sequencing of dual rails.
It implements undervoltage lockout (2.4V trip), thermal shutdown (150°C), current limiting (500mA typ), and open-drain PGOOD monitoring with active-low assertion when either OUT+ or OUT− falls below 95% of target - all within a 3mm × 2mm WSON-12 package with exposed thermal pad.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 5.5V - supports single-cell Li-ion and USB-powered systems without external regulators. |
| Output Voltage Range | ±1.5V to ±5V - adjustable via external resistor dividers on FB+ and FB− pins. |
| Max Output Current | ±250mA - sufficient for driving headphone amplifiers and dual-supply op-amps simultaneously. |
| Output Noise | 22µVRMS (10Hz–100kHz) - enables clean biasing of audio DACs and precision ADCs without added filtering. |
| Dropout Voltage | 45mV (positive LDO @ 100mA), 30mV (negative LDO @ 100mA) - minimizes headroom loss and improves efficiency at light loads. |
| Quiescent Current | 390µA (active), 0.5µA (shutdown) - extends battery life in portable instrumentation and always-on audio interfaces. |
| Switching Frequency | 2MHz (typical) - reduces required capacitor size and output ripple while avoiding AM radio band interference. |
Pinout & Package
LM27762DSSR uses a 12-pin WSON package (3mm × 2mm, 0.5mm pitch) with exposed thermal pad connected to GND for enhanced thermal dissipation (RθJC(bot) = 9.2°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PGOOD (Pin 1) | Open-drain status flag | Asserts logic low when both OUT+ and OUT− are ≥95% of target - requires external pullup; connect to GND if unused. |
| VIN (Pin 3) | Main power input | Supplies both charge pump and LDOs; UVLO triggers at 2.4V, resumes at 2.6V. |
| EN+ (Pin 12) | Positive LDO enable | Active-high (≥1.2V); enables OUT+ only - allows independent power-up sequencing. |
| EN− (Pin 8) | Charge pump & negative LDO enable | Active-high (≥1.2V); controls CP, OUT−, and FB− path - decouples negative rail timing. |
| FB+ (Pin 2), FB− (Pin 7) | Voltage feedback inputs | Connect to resistor dividers from OUT+ and OUT−; reference voltages are 1.20V and −1.22V respectively. |
| OUT+ (Pin 11), OUT− (Pin 6) | Regulated outputs | Deliver low-noise ±VOUT; each has internal 50kΩ pulldown/pullup to GND in shutdown mode. |
| C1+, C1− (Pins 10, 9) | Flying capacitor terminals | Interface with external 1µF ceramic flying cap (C1); polarity must match PCB layout per datasheet. |
| CP (Pin 5) | Unregulated charge pump output | Feeds negative LDO; not intended for direct system use - bypassed internally to GND via LDO pass element. |
| GND (Pin 4) | Power ground | Primary return path; thermal pad must be soldered to PCB ground plane for thermal compliance. |
Key Features
| Feature | Design Value |
|---|---|
| Independent dual-rail enable | EN+ and EN− allow staggered startup/shutdown of positive and negative supplies - critical for op-amp input bias stability during power transitions. |
| Low-noise regulated outputs | 22µVRMS noise + 50dB PSRR at 10kHz ensures minimal contribution to THD+N in audio signal chains. |
| Thermal protection with hysteresis | Shuts down at 150°C (typ), recovers at 130°C (typ) - prevents permanent damage during sustained 250mA loads at elevated ambient temperatures. |
| PFM mode at light load | Reduces quiescent current below 390µA by skipping pulses - maintains efficiency down to µA-level loads without compromising regulation. |
| Integrated power-good monitoring | Single PGOOD pin reports combined status of both rails - simplifies system-level power sequencing logic and eliminates need for external comparators. |
Applications
| Hi-Fi Audio Headphone Amplifiers | Operational Amplifier Power Biasing |
|---|---|
Use Scenario: Powering dual-supply Class-AB headphone drivers (e.g., TPA6130A2) from a 3.7V Li-ion battery in portable DAC/headphone amps. IC Role / Device Role / Timing Role: Generates clean ±3.3V rails with <22µVRMS noise and independent EN+ / EN− control to prevent pop/click during power-up. Use Value: Eliminates discrete charge pump + dual LDO solutions, reducing BOM count by 7 components and PCB area by >40%. | Use Scenario: Supplying precision rail-to-rail op-amps (e.g., OPA1612) in medical sensor front-ends requiring ultra-low offset drift. IC Role / Device Role / Timing Role: Delivers matched ±5V rails with <1.5mV/V line regulation and <34µV/mA load regulation - minimizing supply-induced gain error. Use Value: Maintains op-amp PSRR >43dB across 10kHz bandwidth, directly improving SNR in sub-10µV bio-signal amplification. |
| Powering Data Converters | Wireless Communication Systems |
Use Scenario: Biasing dual-supply SAR ADCs (e.g., ADS8860) and high-speed DACs (e.g., DAC8871) in battery-operated test equipment. IC Role / Device Role / Timing Role: Provides low-ripple ±2.5V rails with 2MHz switching - avoids beat frequencies with sampling clocks and preserves SFDR >95dB. Use Value: Achieves <0.001% THD+N at full-scale output by suppressing supply-induced harmonic distortion through integrated LDO filtering. | Use Scenario: Generating ±3V supplies for RF transceiver analog sections (e.g., AFE7422) in compact 5G small-cell baseband modules. IC Role / Device Role / Timing Role: Supplies isolated analog rails with independent EN+/EN− to meet strict power sequencing requirements between digital core and RF front-end. Use Value: Enables deterministic startup within 100µs while maintaining <10mV output deviation under 200mA dynamic load steps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-rail charge pump + LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX17572ETE+ | Higher input range (4.5V–36V), lower max output current (±150mA), no independent EN pins - single enable only. | Suitable for industrial 12V/24V systems but lacks sequencing flexibility for portable audio. | Select MAX17572ETE+ only when operating above 5.5V input or when board space permits larger TQFN-16 package. |
| TPS60403DBVR | Charge-pump-only (no LDOs), fixed −3.3V/−5V outputs, higher noise (150µVRMS), no PGOOD or thermal shutdown. | Acceptable for non-critical digital interface rails but unsuitable for precision analog biasing. | Choose TPS60403DBVR only for cost-sensitive, low-performance applications where noise and regulation are secondary. |
Compared with MAX17572ETE+ and TPS60403DBVR, LM27762DSSR uniquely combines independent rail enable, 22µVRMS noise, and integrated thermal/UVLO protection in a 3mm × 2mm footprint - making it the only option meeting Hi-Fi audio and precision data converter requirements without external support circuitry.
Availability
LM27762DSSR is available at Aetrix Electronics and suitable for portable audio devices, precision data acquisition systems, and wireless infrastructure equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for LM27762DSSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with over 50 years of innovation in power management ICs.
The LM27762DSSR belongs to TI's low-noise dual-rail power management product line, designed specifically for high-fidelity audio, precision data converters, and portable instrumentation demanding clean, sequenced ±VOUT generation from single-input sources.
FAQ
What is the minimum input voltage required for stable operation of the LM27762DSSR?
The LM27762DSSR features undervoltage lockout (UVLO) that disables operation below 2.4V and re-enables at 2.6V. Stable regulation requires VIN ≥ 2.7V per datasheet specifications - for example, a 3.3V system must maintain ≥3.0V under worst-case load to avoid dropout in the positive LDO (45mV dropout at 100mA) and ensure sufficient headroom for the charge pump stage.
How does the LM27762DSSR achieve low output noise compared to standard charge pumps?
The LM27762DSSR achieves 22µVRMS noise (10Hz–100kHz) by combining a 2MHz fixed-frequency charge pump (reducing low-frequency ripple) with post-regulation via dedicated low-noise positive and negative LDOs - unlike basic charge pumps, which lack LDO filtering and typically exhibit >100µVRMS noise. This architecture is confirmed in Section 5.5 Electrical Characteristics of the LM27762DSSR datasheet.
Can the LM27762DSSR generate asymmetric output voltages such as +3.3V and −5V simultaneously?
Yes - the LM27762DSSR supports independent voltage setting for OUT+ and OUT− via separate resistor dividers on FB+ and FB− pins. For +3.3V, use R1/R2 to set VFB+ = 1.20V; for −5V, use R3/R4 to set VFB− = −1.22V. The device validates this capability in Section 7.2.2.1 and 7.2.2.3 of the LM27762DSSR datasheet, confirming full ±1.5V to ±5V adjustability per rail.
What thermal considerations apply when operating the LM27762DSSR at maximum ±250mA output current?
At ±250mA and 5.5V input, the LM27762DSSR dissipates ~1.1W. With RθJA = 62.2°C/W, junction temperature rise exceeds 125°C in still air - triggering thermal shutdown (150°C). To sustain full load, the thermal pad must be soldered to ≥200mm² copper pour with ≥4 thermal vias to inner ground planes, as specified in Section 5.4 Thermal Information of the LM27762DSSR datasheet.
Is the PGOOD pin of the LM27762DSSR compatible with 1.8V logic systems?
Yes - the PGOOD pin is open-drain and logic-low active, so it can interface with any logic family by selecting an appropriate pullup resistor to the target supply (e.g., 10kΩ to 1.8V). The output sinks current when asserted (≤0.4V at 4mA), satisfying 1.8V logic low thresholds. This behavior is documented in Table 6-1 (PGOOD Operation) of the LM27762DSSR datasheet.
LM27762DSSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Charge Pump
- Output Type:
- Adjustable
- Number of Outputs:
- 2 - Dual
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- -5V, 1.5V
- Voltage - Output (Max):
- -1.5V, 5V
- Current - Output:
- 250mA
- Frequency - Switching:
- 1.7MHz ~ 2.3MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-WSON (3x2)
LM27762DSSR FAQ
1.How can I place an order for LM27762DSSR through Aetrix?
Please submit a Request for Quotation (RFQ) for LM27762DSSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM27762DSSR reliable?
The price and inventory of LM27762DSSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM27762DSSR is usually 5 days.
3.What payment methods are accepted for LM27762DSSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM27762DSSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM27762DSSR?
LM27762DSSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM27762DSSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM27762DSSR?
For technical support, including LM27762DSSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM27762DSSR requirements.
6.How does Aetrix verify that LM27762DSSR is sourced from the original manufacturer or authorized distributors?
All LM27762DSSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM27762DSSR meets industry standards.
7.What is the process for return or replacement of LM27762DSSR?
All LM27762DSSR units undergo pre-shipment inspection (PSI). If there is an issue with LM27762DSSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM27762DSSR part is unused and in its original packaging.
Return procedure for LM27762DSSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM27762DSSR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

