My Inquiry
My Account
Texas Instruments LM3310SQ
- Part No.:
- LM3310SQ
- Manufacturer:
- Texas Instruments
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LM3310SQ.pdf
- Description:
- IC REG BOOST ADJ 2A 24WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,293
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3310SQ from Texas Instruments is a step-up PWM DC/DC converter with integrated operational amplifier and gate pulse modulation (GPM) switch, designed for TFT-LCD bias supply generation. It features a 2A, 0.18Ω internal NMOS switch, adjustable boost output up to 20V, 660kHz/1.28MHz selectable switching frequency, and operates from 2.5V to 7V input. It delivers precise VGH/VGL timing control in portable display systems.
For engineers reviewing the LM3310SQ datasheet, LM3310SQ pinout, LM3310SQ application, or LM3310SQ equivalent, this page provides verified technical context, validated pin functions, confirmed GPM timing behavior, soft-start design guidance, and real-world TFT bias supply implementation constraints - all derived from TI SNVS341E (Rev. May 2013).
Technical Context
The LM3310SQ integrates three functional blocks: a current-mode PWM boost regulator with internal 2A/0.18Ω switch and 1.263V feedback reference; a rail-to-rail op-amp capable of ±135mA output drive; and a dedicated GPM block with VDPM enable and VFLK-controlled dual-PFET switching for TFT gate driver sequencing. All blocks share AGND/PGND separation and thermal shutdown at 145°C.
Switching frequency is selected via FREQ pin (AGND = 660kHz, VIN = 1.28MHz), directly affecting inductor size and efficiency trade-offs. The GPM block uses VGH (5–30V) as supply and generates VGHM with programmable delay via CE/RE network, while VFLK and VDPM provide synchronous timing control with defined rising/falling thresholds (1.4V/0.4V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Boost Output Range | Adjustable up to 20V via FB resistor divider; 1.263V reference enables precise VGH/VGL setting for TFT panels. |
| Switch Current Limit | 2.6A typical; supports ≥2A continuous load with low RDSON (0.18Ω) for high-efficiency boost in space-constrained displays. |
| Switching Frequency | 660kHz or 1.28MHz selectable; higher frequency allows smaller inductors and capacitors in portable LCD designs. |
| Op-Amp Output Drive | ±135mA sink/source; sufficient to drive TFT panel gate lines without external buffers in most bias applications. |
| GPM Supply Range | VGH = 5V to 30V; compatible with discrete 2×/3× charge pumps used for TFT gate voltage generation. |
| Soft-Start Control | SS pin with 11µA typical charging current; enables controlled ramp-up of VGHM to prevent inrush-induced panel flicker. |
| Thermal Protection | 145°C shutdown with 20°C hysteresis; ensures safe operation under sustained load or poor PCB thermal layout. |
Pinout & Package
LM3310SQ is housed in a 24-lead WQFN package (Package Number RTW0024A) with exposed die attach pad (DAP) connected internally to GND. AGND and PGND must be connected directly to DAP beneath the device for optimal thermal and noise performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 11–13 | NC | No internal connection; must remain unconnected and floating. |
| 2 | VGHM | GPM output driving TFT gate driver supply; voltage follows VGH when enabled, discharged via 1kΩ when disabled. |
| 3 | VFLK | TFT on/off timing signal input; rising edge (≥1.4V) triggers VGHM activation sequence per timing controller. |
| 4 | VDPM | GPM enable/disable control; high = active GPM, low = disables P2/P3 and discharges VGHM. |
| 5 | VDD | GPM reference input; sets lower VGHM voltage level; connect to VIN if GPM unused. |
| 6 | AVIN | Op-amp analog power supply; requires local 4.7µF ceramic bypass to AGND for ripple rejection. |
| 7 | OUT | Op-amp output; drives TFT bias lines; requires RC compensation (50Ω + 4.7nF to AGND) for stability with low-C loads. |
| 8–9 | NEG / POS | Op-amp differential inputs; high-impedance nodes requiring short traces and local 100pF filtering to reduce noise coupling. |
| 10, 21 | AGND / PGND | Separate analog and power grounds; both must connect directly to DAP; improper separation causes op-amp oscillation. |
| 14 | SS | Soft-start capacitor node; 11µA current charges CSS to 1.24V clamp; TSS ≈ CSS × 1.24V / 11µA. |
| 15 | VC | Boost error amplifier output; connects to compensation network (R+C) for loop stability and transient response tuning. |
| 16 | FREQ | Frequency select; AGND = 660kHz, VIN = 1.28MHz; determines minimum inductor value and EMI profile. |
| 17 | VIN | Main boost input (2.5–7V); powers boost regulator, GPM logic, and internal bias circuits. |
| 18 | SW | Internal switch node; connects to inductor and catch diode; requires low-inductance routing to minimize ringing. |
| 19 | SHDN | Active-low shutdown; pulls low to disable all blocks (boost, op-amp, GPM); threshold = 0.4V (low), 1.4V (high). |
| 20 | FB | Feedback input; 1.263V reference; sets VOUT via RFB1/RFB2 divider; bias current <160nA minimizes divider error. |
| 22–23 | CE / RE | GPM timing network; CE sets VGHM rise/fall delay, RE sets discharge rate; together define VGHM pulse width and edge rate. |
| 24 | VGH | GPM high-voltage supply input (5–30V); powers P2/P3 PFETs; bias current ≤300µA at 30V. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated GPM block | Eliminates external PFETs and timing logic for TFT gate driver control, reducing BOM count and PCB area in display modules. |
| 2A/0.18Ω internal switch | Enables >85% efficiency at 8.5V/500mA output from 3.3V input, minimizing heat dissipation in thin-profile handheld displays. |
| Pin-selectable 660kHz/1.28MHz | Allows optimization between inductor size (smaller at 1.28MHz) and efficiency (higher at 660kHz) based on board space constraints. |
| Rail-to-rail op-amp | Supports full AVIN (4–14V) output swing with ±135mA drive, enabling direct interface to TFT panel gate lines without level-shifting. |
| Dual ground architecture | Separated AGND/PGND pins with mandatory DAP connection prevent op-amp instability caused by power-switching noise coupling. |
| Programmable soft-start | SS pin enables precise control of VGHM ramp time (e.g., 100nF → ~11ms), preventing display flicker during power-on sequencing. |
Applications
| TFT LCD Gate Driver Bias Supply | Portable Display Power Management |
|---|---|
Use Scenario: Generating VGH (15–20V) and VGL (−5–−10V) rails for active-matrix TFT-LCD panels in smartphones and tablets. IC Role / Device Role / Timing Role: LM3310SQ acts as primary boost converter and GPM sequencer, synchronizing VGHM activation with VFLK timing signals from display controller. Use Value: Integrated GPM eliminates 4–6 discrete components (PFETs, drivers, RC networks), reducing solution size by >30% and improving timing accuracy vs. discrete implementations. |
Use Scenario: Powering auxiliary analog circuitry (gamma correction DACs, source drivers) from single-cell Li-ion (3.0–4.2V) input. IC Role / Device Role / Timing Role: LM3310SQ's op-amp supplies regulated bias voltages while its boost stage maintains stable VOUT despite battery droop. Use Value: Rail-to-rail op-amp output swing and ±135mA drive ensure consistent gamma voltage accuracy across full battery range without external regulators. |
| Industrial HMI Display Module | Medical Imaging Panel Power |
Use Scenario: Driving high-resolution industrial touchscreens operating over −40°C to +85°C ambient temperature range. IC Role / Device Role / Timing Role: LM3310SQ provides thermally robust boost conversion with 125°C junction-rated operation and built-in UVP/OVP protection. Use Value: Input undervoltage lockout (2.4V on, 2.1V off) prevents erratic panel behavior during cold-start or brownout conditions. |
Use Scenario: Powering diagnostic-grade medical LCDs requiring ultra-stable bias voltages and EMI-controlled switching. IC Role / Device Role / Timing Role: LM3310SQ's 1.28MHz option minimizes conducted EMI, while separate AGND/PGND paths suppress noise coupling into sensitive analog imaging circuits. Use Value: 660kHz/1.28MHz selection allows EMI filter design targeting specific regulatory bands (e.g., CISPR 22 Class B) without redesigning layout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TFT bias supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65136QRGER | Single-chip solution with integrated VGH/VGL charge pumps; no external inductor required but lacks programmable GPM timing. | Best for compact designs where fixed timing suffices; cannot replicate LM3310SQ's VFLK-synchronized VGHM edge control. | Select TPS65136QRGER when board space is critical and display timing is static; choose LM3310SQ when VFLK-driven dynamic sequencing is required. |
| MAX17106ATI+ | Higher integration: includes VCOM amplifier and multiple LDOs; switching frequency fixed at 1.1MHz; no SS pin for soft-start tuning. | Suitable for full-panel PMIC replacement; over-specified for simple VGH-only bias needs due to added complexity and cost. | Choose MAX17106ATI+ only when VCOM regulation and multi-rail support are needed; LM3310SQ offers lower BOM cost and simpler layout for VGH-focused designs. |
Compared with TPS65136QRGER and MAX17106ATI+, the LM3310SQ uniquely combines programmable GPM timing, adjustable soft-start, and discrete inductor flexibility-enabling optimized EMI, thermal, and timing performance in high-end TFT displays where timing precision impacts image quality.
Availability
LM3310SQ is available at Aetrix Electronics and suitable for TFT LCD bias supplies, portable display power management, industrial HMI modules, and medical imaging panel power requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM3310SQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management ICs for display and portable electronics.
The LM3310SQ belongs to TI's TFT-LCD power management product line, engineered specifically to replace discrete boost + op-amp + GPM solutions in high-resolution display modules requiring precise gate driver timing and compact footprint.
FAQ
What is the maximum output voltage achievable with LM3310SQ?
The LM3310SQ supports adjustable boost output up to 20V, set via the FB pin and external resistor divider. Its 1.263V internal reference enables precise VGH rail generation for TFT-LCD panels. Operation beyond 20V is not supported and may damage the device or violate absolute maximum ratings.
How does the GPM block in LM3310SQ synchronize with display timing controllers?
The LM3310SQ GPM block uses VFLK as the timing trigger (1.4V rising threshold) and VDPM as the enable signal. When VDPM is high, VFLK edges directly control VGHM activation/deactivation through internal PFETs P2 and P3, ensuring sub-microsecond alignment with display controller sequences without external logic.
Can LM3310SQ operate without the external soft-start capacitor?
Yes, the LM3310SQ can operate with SS pin left open (no capacitor), as soft-start is optional. However, omitting CSS may cause excessive inrush current during startup, leading to VGHM overshoot or panel flicker in sensitive TFT applications. TI recommends CSS = 10–100nF for controlled ramp-up.
What is the recommended layout practice for AGND and PGND connections on LM3310SQ?
Both AGND and PGND pins must connect directly to the exposed DAP (die attach pad) beneath the LM3310SQ. This shared low-impedance ground path prevents noise coupling from the switching node into the op-amp, which would otherwise cause oscillation or inaccurate bias voltage output.
Does LM3310SQ support automatic frequency scaling based on load or input voltage?
No, LM3310SQ does not support automatic frequency scaling. Switching frequency is fixed at either 660kHz or 1.28MHz, selected solely by the FREQ pin connection (AGND or VIN). Load and input voltage variations affect duty cycle and efficiency but not the fundamental switching frequency.
LM3310SQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 1.263V
- Voltage - Output (Max):
- 20V
- Current - Output:
- 2A (Switch)
- Frequency - Switching:
- 660kHz, 1.28MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WQFN (4x4)
LM3310SQ FAQ
1.How can I place an order for LM3310SQ through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3310SQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3310SQ reliable?
The price and inventory of LM3310SQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3310SQ is usually 5 days.
3.What payment methods are accepted for LM3310SQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3310SQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3310SQ?
LM3310SQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3310SQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3310SQ?
For technical support, including LM3310SQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3310SQ requirements.
6.How does Aetrix verify that LM3310SQ is sourced from the original manufacturer or authorized distributors?
All LM3310SQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3310SQ meets industry standards.
7.What is the process for return or replacement of LM3310SQ?
All LM3310SQ units undergo pre-shipment inspection (PSI). If there is an issue with LM3310SQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3310SQ part is unused and in its original packaging.
Return procedure for LM3310SQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3310SQ Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
