My Inquiry
My Account
Texas Instruments LM3311SQX-HIOP/NOPB
- Part No.:
- LM3311SQX-HIOP/NOPB
- Manufacturer:
- Texas Instruments
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LM3311SQX-HIOP/NOPB.pdf
- Description:
- IC REG BOOST ADJ 2A 24WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,677
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3311SQX-HIOP/NOPB from Texas Instruments is a highly integrated step-up DC/DC converter with 2A, 0.18Ω internal switch, adjustable 2.5V–20V boost output, integrated 200mA op-amp (HIOP version), gate pulse modulation (GPM) switch, and adjustable LDO - all in a 24-pin WQFN package. It targets TFT LCD bias generation where high-current analog drive, precise timing control, and multi-rail power sequencing are required.
For engineers reviewing the LM3311SQX-HIOP/NOPB datasheet, LM3311SQX-HIOP/NOPB pinout, LM3311SQX-HIOP/NOPB application, or LM3311SQX-HIOP/NOPB equivalent, key selection criteria include GPM timing compatibility (VFLK/VDPM thresholds), HIOP op-amp sourcing capability (215mA typ), dual-frequency switching (660kHz/1.28MHz), LDO dropout voltage (409mV @350mA), and thermal shutdown behavior at 145°C.
Technical Context
The LM3311SQX-HIOP/NOPB implements a current-mode PWM boost controller with selectable 660kHz or 1.28MHz operation, enabling compact external inductor and capacitor selection. Its integrated GPM block accepts VFLK timing signals and modulates VGHM output using an internal charge-pump architecture with RE/CE timing components.
The HIOP variant delivers 215mA op-amp source current (typ) and 205mA sink current (typ) at AVIN = 12V, supporting direct TFT gate driver buffering without external amplification. The LDO features rail-to-rail input range (2.5V–7V), 1.263V feedback reference, and stable operation with ≥2.2µF ceramic output capacitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Boost Switch Current Limit | 2.6A typical - supports high peak loads in TFT VCOM/VGH drivers without external current limiting. |
| Op-Amp Output Current (HIOP) | 215mA source / 205mA sink (typ) - drives capacitive LCD gate lines directly, eliminating discrete buffers. |
| Switching Frequency | Selectable 660kHz or 1.28MHz via FREQ pin - enables trade-off between efficiency and component size for portable designs. |
| LDO Dropout Voltage | 409mV @350mA load - ensures stable 2.5–3.3V analog supply even with low headroom from boosted rail. |
| GPM VFLK Thresholds | Rising edge: 1.4V; falling edge: 0.4V - matches standard LCD timing controller logic levels for reliable on/off sequencing. |
| Thermal Shutdown | 145°C activation with ~20°C hysteresis - protects die during sustained overload or poor PCB thermal design. |
| Input Voltage Range | 2.5V to 7V - compatible with single-cell Li-ion (3.0–4.2V), Li-polymer, or dual-cell alkaline inputs. |
Pinout & Package
LM3311SQX-HIOP/NOPB is housed in a 24-lead WQFN package (RTW0024A) with exposed thermal pad (DAP), θJA = 37°C/W. Pin 1 is NC; pins AGND and PGND must be connected directly to DAP for optimal thermal and noise performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 NC | No internal connection | Leave unconnected; no routing or soldering required. |
| 2 VGHM | GPM output | Drives gate driver supply; requires external RC filter (RE/CE) for slew control per timing spec. |
| 3 VFLK | TFT enable timing input | Accepts 30–64kHz square wave; rising/falling thresholds ensure robust LCD panel on/off detection. |
| 4 VDPM | GPM enable control | High = enable GPM; low = disable - used for power sequencing during sleep/wake transitions. |
| 5 VDD | GPM reference | Sets lower VGHM clamp level; connect to VIN if GPM unused. |
| 6 AVIN | Op-amp analog supply | 4V–14V range; decoupling critical for HIOP op-amp stability under dynamic load. |
| 7 OUT | Op-amp output | Directly drives TFT gate lines or external buffer; supports rail-to-rail swing into 2kΩ load. |
| 8 NEG | Op-amp inverting input | Used for closed-loop gain configuration or unity-gain follower in bias applications. |
| 9 POS | Op-amp non-inverting input | Accepts reference voltage or sensor signal; input bias current ≤550nA (HIOP). |
| 10 AGND | Analog ground | Shared reference for boost, LDO, and op-amp; must tie directly to DAP and PGND. |
| 11 ADJ | LDO feedback | 1.263V reference point; resistor divider sets LDO output (e.g., 2.5V, 2.8V, 3.3V). |
| 12 VOUT | LDO output | Stable low-noise analog supply; supports ceramic caps ≥2.2µF for fast transient response. |
| 13 LVIN | LDO input | Supplied from boosted rail or separate source; 2.5V–7V range enables flexible power tree design. |
| 14 SS | Soft-start control | External capacitor sets ramp time; ISS = 11µA typical enables precise inrush current limiting. |
| 15 VC | Boost compensation | Connects to error amplifier output; external RC network stabilizes loop dynamics. |
| 16 FREQ | Frequency select | AGND = 660kHz; VIN = 1.28MHz - no external clock needed; reduces EMI filtering burden. |
| 17 VIN | Main boost input | Primary power source for boost, GPM, and SHDN logic; UVLO triggers at 2.4V (off) / 2.5V (on). |
| 18 SW | Boost switch node | Connects to inductor and catch diode; 20V max rating allows 18V boost outputs with margin. |
| 19 SHDN | Enable/disable control | Active-low; threshold 0.4V (low) / 1.4V (high); supports system-level power gating. |
| 20 FB | Boost feedback | 1.263V reference; resistor divider from VOUT sets boost voltage up to 20V. |
| 21 PGND | Power ground | Source of NMOS switch and GPM return; must be low-inductance path to DAP. |
| 22 CE | GPM timing capacitor | With RE, sets VGHM rise/fall time; CE = 33pF typical for 30–64kHz VFLK operation. |
| 23 RE | GPM timing resistor | With CE, defines GPM slew rate; RE = 750Ω or 2.4kΩ selected per timing requirements. |
| 24 VGH | GPM high-voltage supply | 5V–30V input; powers internal charge pump; bias current varies with VGH and VFLK state. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated GPM block | Eliminates external gate driver ICs by generating precisely timed VGHM pulses synchronized to VFLK, reducing BOM count and layout area. |
| HIOP op-amp (200mA sink/source) | Drives high-capacitance TFT gate lines directly, avoiding signal integrity loss and delay from discrete buffers in portable displays. |
| Adjustable soft-start (SS pin) | Enables controlled inrush current limiting during startup via external capacitor, preventing input voltage droop in battery-powered systems. |
| Dual-frequency switching (660kHz/1.28MHz) | Allows optimization for efficiency (660kHz) or miniaturization (1.28MHz) without changing controller IC or layout. |
| LDO with ceramic capacitor support | Stable operation with ≥2.2µF X5R/X7R ceramics eliminates need for bulk electrolytics, improving reliability and space efficiency. |
| Thermal shutdown + UVLO | Protects against overtemperature and brownout conditions autonomously, ensuring safe operation across industrial temperature range (−40°C to +125°C). |
Applications
| TFT LCD Bias Supply | Portable Medical Display |
|---|---|
|
Use Scenario: Generating VGH (15–20V), VGL (−10V), and AVDD (2.8V) rails for active-matrix TFT panels in handheld ultrasound or patient monitors. IC Role / Device Role / Timing Role: LM3311SQX-HIOP/NOPB serves as primary power hub: boost stage supplies VGH, LDO delivers clean AVDD, GPM synchronizes gate pulses, and HIOP op-amp buffers timing-critical signals. Use Value: Single-chip integration reduces solution size by >40% vs. discrete boost + LDO + GPM + op-amp, while VFLK/VDPM timing compliance ensures flicker-free display operation. |
Use Scenario: Powering high-resolution color TFTs in battery-operated diagnostic devices requiring long runtime and low EMI. IC Role / Device Role / Timing Role: LM3311SQX-HIOP/NOPB operates in 1.28MHz mode to shrink magnetics, uses SS pin for controlled startup during wake-from-sleep, and leverages HIOP op-amp for real-time gamma correction drive. Use Value: 1.28MHz switching cuts inductor volume by ~50%, while 215mA op-amp output eliminates external driver stages - extending battery life and simplifying FDA-compliant design reviews. |
| Industrial HMI Panel | Automotive Infotainment Display |
|
Use Scenario: Supporting wide-temperature (-40°C to +85°C) TFT displays in factory HMIs with variable input (9–36V DC-DC pre-regulated to 5V). IC Role / Device Role / Timing Role: LM3311SQX-HIOP/NOPB accepts 5V input to generate 18V VGH and 3.3V AVDD; thermal shutdown (145°C) and UVLO protect against field failures. Use Value: Guaranteed operation across full industrial temp range with no derating, and integrated protection avoids external supervisor ICs - reducing qualification effort. |
Use Scenario: Powering infotainment center TFTs in vehicles where EMI must meet CISPR-25 Class 5 and startup must be glitch-free after cold crank. IC Role / Device Role / Timing Role: LM3311SQX-HIOP/NOPB uses 660kHz mode for lowest EMI, soft-start capacitor prevents input sag during 6V cold-crank events, and GPM ensures pixel-perfect timing alignment. Use Value: Meets automotive EMI limits without shielding, and VFLK synchronization eliminates visible tearing during video playback - critical for ASIL-B system compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail TFT power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3311SQX/NOPB | Standard op-amp (135mA source/sink), same pinout and GPM/LDO/boost functionality. | Lacks HIOP drive strength; insufficient for large-panel gate line charging or high-speed timing. | Select when display panel capacitance < 10nF per line and VFLK frequency ≤30kHz. |
| TPS65136RGZR | Dedicated TFT PMIC with dual boost + dual LDO + GPM; no integrated op-amp; 20-pin QFN. | Requires external op-amp for analog signal conditioning; higher channel count but less analog integration. | Choose when system needs independent VGH/VGL generation and op-amp is already present elsewhere in design. |
Compared with LM3311SQX-HIOP/NOPB, the standard LM3311SQX/NOPB saves cost but sacrifices 60% op-amp drive strength, while TPS65136RGZR offers greater rail flexibility but increases total component count and layout complexity due to missing op-amp integration.
Availability
LM3311SQX-HIOP/NOPB is available at Aetrix Electronics and suitable for TFT LCD bias supplies, portable medical displays, industrial HMI panels, and automotive infotainment systems requiring stable component supply, guaranteed long-term availability, and full traceability.
Supply support for LM3311SQX-HIOP/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog and embedded processing solutions, with over 90 years of innovation in power management ICs.
The LM3311 product line was designed specifically for TFT-LCD power and timing subsystems, integrating boost conversion, LDO regulation, gate pulse modulation, and high-current op-amp functions into a single package to simplify display power design.
FAQ
What is the maximum output voltage achievable with LM3311SQX-HIOP/NOPB in boost mode?
The LM3311SQX-HIOP/NOPB supports adjustable boost output voltages up to 20V, set by the resistor divider on the FB pin with a 1.263V internal reference. This allows direct generation of standard TFT VGH rails (e.g., 15V, 18V, or 20V) without external regulation stages.
How does the HIOP designation affect the op-amp performance of LM3311SQX-HIOP/NOPB?
The HIOP designation indicates the high-output-current op-amp variant: LM3311SQX-HIOP/NOPB delivers 215mA source and 205mA sink current (typical) at AVIN = 12V, versus 135mA/135mA for the standard version. This enables direct driving of high-capacitance TFT gate lines without external buffers.
Can LM3311SQX-HIOP/NOPB operate without using the Gate Pulse Modulation (GPM) function?
Yes. LM3311SQX-HIOP/NOPB operates fully as a boost converter + LDO + op-amp even with GPM disabled: tie VDPM low, connect VDD to VIN, and leave VFLK unconnected. All other functions remain active and unaffected.
What thermal considerations apply to LM3311SQX-HIOP/NOPB in continuous 2A boost operation?
LM3311SQX-HIOP/NOPB features thermal shutdown at 145°C with ~20°C hysteresis. With θJA = 37°C/W, maintaining junction temperature below limit requires ≥200mm² of 2-oz copper connected to the DAP under the package, especially at high duty cycles and ambient temperatures above 60°C.
Which external components are mandatory for basic LM3311SQX-HIOP/NOPB operation?
Mandatory components for LM3311SQX-HIOP/NOPB include: input capacitor (≥10µF ceramic), boost inductor (1–4.7µH), output capacitor (≥20µF ceramic), feedback resistors (FB/ADJ), LDO output capacitor (≥2.2µF), and soft-start capacitor (CSS). GPM components (RE/CE) and op-amp support parts are optional based on use case.
LM3311SQX-HIOP/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Up
- Output Configuration:
- Positive
- Topology:
- Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 7V
- Voltage - Output (Min/Fixed):
- 1.263V
- Voltage - Output (Max):
- 20V
- Current - Output:
- 2A (Switch)
- Frequency - Switching:
- 660kHz, 1.28MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WQFN (4x4)
LM3311SQX-HIOP/NOPB FAQ
1.How can I place an order for LM3311SQX-HIOP/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3311SQX-HIOP/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3311SQX-HIOP/NOPB reliable?
The price and inventory of LM3311SQX-HIOP/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3311SQX-HIOP/NOPB is usually 5 days.
3.What payment methods are accepted for LM3311SQX-HIOP/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3311SQX-HIOP/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3311SQX-HIOP/NOPB?
LM3311SQX-HIOP/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3311SQX-HIOP/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3311SQX-HIOP/NOPB?
For technical support, including LM3311SQX-HIOP/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3311SQX-HIOP/NOPB requirements.
6.How does Aetrix verify that LM3311SQX-HIOP/NOPB is sourced from the original manufacturer or authorized distributors?
All LM3311SQX-HIOP/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3311SQX-HIOP/NOPB meets industry standards.
7.What is the process for return or replacement of LM3311SQX-HIOP/NOPB?
All LM3311SQX-HIOP/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM3311SQX-HIOP/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3311SQX-HIOP/NOPB part is unused and in its original packaging.
Return procedure for LM3311SQX-HIOP/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3311SQX-HIOP/NOPB Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
