My Inquiry
My Account
Texas Instruments LM3687TL-1812/NOPB
- Part No.:
- LM3687TL-1812/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 9-WFBGA, DSBGA
- Datasheet:
-
LM3687TL-1812/NOPB.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 9TUSMD
- Quantity:
- Payment:
- Shipping:
Inventory:505
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3687TL-1812/NOPB from Texas Instruments is a dual-output power management IC integrating a 750mA synchronous step-down DC-DC converter (1.8V output) and a 350mA low-dropout linear regulator (1.2V output), optimized for post-regulation architectures in Li-Ion–powered portable electronics. It operates from 2.7V to 5.5V input, features automatic PFM/PWM mode switching, 1.8MHz fixed-frequency PWM operation, and internal soft-start.
For engineers reviewing the LM3687TL-1812/NOPB datasheet, LM3687TL-1812/NOPB pinout, LM3687TL-1812/NOPB application, or LM3687TL-1812/NOPB equivalent, key selection criteria include its dual-rail voltage combination (1.8V/1.2V), startup LDO capability for linear regulator biasing, 82mV typical dropout at 350mA, 27µA quiescent current in combined active mode, and 9-bump DSBGA package compatibility with space-constrained handheld designs.
Technical Context
The LM3687TL-1812/NOPB implements a voltage-mode synchronous buck controller with internal PFET/NFET switches (RDSON(P) = 280mΩ typ, RDSON(N) = 200mΩ typ) and a separate linear regulator with startup LDO mode. Its dual enable pins (EN_DCDC, EN_LIN) support independent control of each rail and four distinct operational states: both off, DC-DC only, LDO only, or combined post-regulation.
Under light load (<80mA), it auto-switches from 1.8MHz PWM to hysteretic PFM mode, reducing IQ_VBATT to 27µA typ; under full load, it delivers up to 750mA from the DC-DC stage and 350mA from the LDO, with line transient response <1mVpeak and load transient response <25mVpeak - critical for noise-sensitive RF/baseband subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output Voltage | 1.80V fixed - powers core logic or memory rails requiring stable low-voltage supply from single-cell battery. |
| LDO Output Voltage | 1.20V fixed - supplies ultra-low-voltage I/O or analog circuitry with tight regulation and high PSRR (≥90dB @ 100Hz). |
| Max Combined Load | 750mA (DC-DC) + 350mA (LDO) in post-regulation - enables simultaneous powering of processor core and peripheral I/O from one IC. |
| Switching Frequency | 1.8MHz (typ) - allows use of small 2.2µH inductor and ceramic capacitors, minimizing PCB footprint. |
| Quiescent Current | 65µA (both regulators enabled) - extends battery life in always-on system standby modes. |
| Dropout Voltage | 82mV (typ) at 350mA - ensures stable 1.2V output even as Li-Ion discharges to 2.7V VBATT. |
| Package | 9-bump DSBGA (YZR0009BBA), 1.4mm × 1.4mm, 0.5mm pitch - supports ultra-compact mobile PCB layouts. |
Pinout & Package
LM3687TL-1812/NOPB uses a lead-free 9-bump DSBGA package (package code YZR0009BBA), with 0.5mm pitch and 1.4mm × 1.4mm body size. Thermal resistance θJA = 70°C/W on 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A1 | PGND | Power ground return for DC-DC switch node and high-current paths - must be connected to low-impedance ground plane. |
| A2 | SGND | Signal ground reference for feedback and enable inputs - isolated from PGND to minimize noise coupling into sensitive analog circuits. |
| A3 | VOUT_LIN | 1.2V regulated output - supplies low-noise analog or digital I/O; requires 2.2µF ceramic output capacitor. |
| B1 | SW | Switching node connecting internal PFET drain and NFET source - connects to external inductor and forms high-frequency AC path. |
| B2 | EN_DCDC | Active-high enable for DC-DC converter - >1.0V enables; <0.4V disables; must not float. |
| B3 | VIN_LIN | Input to linear regulator - typically tied to VOUT_DCDC (1.8V) in post-regulation; accepts 0.95V–4.5V range. |
| C1 | VBATT | Main input (2.7V–5.5V) for DC-DC stage and internal circuitry - requires 4.7µF input capacitor for stability. |
| C2 | FB_DCDC | DC-DC feedback input - connects directly to VOUT_DCDC filter capacitor for precise 1.8V regulation. |
| C3 | EN_LIN | Active-high enable for linear regulator - >1.0V enables; <0.4V disables; controls startup LDO activation when VIN_LIN is insufficient. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Startup LDO | Supplies 50mA to VOUT_LIN directly from VBATT during DC-DC startup - eliminates need for external bias rail and prevents brownout during power-up. |
| Automatic PFM/PWM Mode Switching | Reduces quiescent current from 65µA to 27µA at light loads - extends battery runtime without manual mode control or firmware intervention. |
| Internal Synchronous Rectification | Eliminates external Schottky diode - improves efficiency by ~8% at 500mA load vs. asynchronous design, reducing thermal stress. |
| Dual Independent Enable Pins | Supports flexible power sequencing - e.g., enable DC-DC first, wait for stabilization, then enable LDO - critical for FPGA or SoC boot integrity. |
| Ultra-Low Dropout | 82mV typical at 350mA - maintains 1.2V output down to VBATT = 2.7V, maximizing usable battery capacity in single-cell systems. |
Applications
| Mobile Phone Baseband Power | Handheld Radio RF Front-End |
|---|---|
Use Scenario: Powering ARM-based application processor core (1.8V) and DDR I/O interface (1.2V) from single Li-Ion cell. IC Role / Device Role / Timing Role: Dual-rail PMIC providing tightly regulated, low-noise, sequenced supplies with minimal external components. Use Value: Eliminates need for two discrete regulators and reduces BOM count by 4–6 passive components versus discrete solution. |
Use Scenario: Supplying 1.8V local oscillator and 1.2V mixer/buffer stages in narrowband transceiver modules. IC Role / Device Role / Timing Role: Low-ripple, high-PSRR dual output ensuring phase noise immunity and signal integrity in RF signal chain. Use Value: Achieves <1mVpeak line transient response and ≥90dB PSRR at 100Hz - suppresses supply-induced phase jitter in LO path. |
| PDA Application Processor Core | Portable Medical Sensor Hub |
Use Scenario: Delivering 1.8V CPU core voltage and 1.2V peripheral bus voltage in palm-sized PDA with 3.7V Li-Ion battery. IC Role / Device Role / Timing Role: High-efficiency post-regulator enabling dynamic voltage scaling while maintaining rail stability during burst processing. Use Value: 1.8MHz switching frequency allows use of tiny 2.2µH inductor - saves >12mm² PCB area versus 500kHz alternatives. |
Use Scenario: Powering ultra-low-power MCU (1.8V), analog front-end ADC (1.2V), and BLE radio in wearable ECG monitor. IC Role / Device Role / Timing Role: Low-quiescent-current dual regulator supporting multi-sleep-state operation with fast wake-up response. Use Value: 27µA PFM-mode IQ extends battery life to >7 days in continuous sensing mode - validated per typical application curves. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC-DC + LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC7701QPWRQ1 | Single 1.8V LDO only; no integrated DC-DC converter - requires external buck stage. | Suitable only for systems where DC-DC is already present or implemented discretely. | Select if LDO precision and automotive qualification (AEC-Q100) are prioritized over integration and footprint reduction. |
| TPS62231DRYT | Single 1.8V buck converter only; no integrated LDO - requires external 1.2V LDO for second rail. | Applicable where higher DC-DC efficiency (>92%) at 1.8V/750mA is needed, but dual-rail integration is secondary. | Choose when optimizing for peak conversion efficiency over component count and layout simplicity. |
Compared with LM3687TL-1812/NOPB, TLC7701QPWRQ1 lacks DC-DC integration and increases total solution size, while TPS62231DRYT omits the LDO function entirely - both require additional ICs and passives to replicate the complete dual-rail functionality, increasing BOM cost and design complexity.
Availability
LM3687TL-1812/NOPB is available at Aetrix Electronics and suitable for mobile phones, handheld radios, PDAs, and portable medical devices requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for LM3687TL-1812/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management solutions, with decades of expertise in battery-powered portable electronics.
The LM3687TL-1812/NOPB belongs to TI's mobile power management product line, designed specifically to reduce component count and PCB area in space-constrained, single-cell Li-Ion applications such as smartphones and wearables.
FAQ
What is the exact output voltage configuration of the LM3687TL-1812/NOPB?
The LM3687TL-1812/NOPB provides fixed dual outputs: 1.80V from the DC-DC converter and 1.20V from the integrated linear regulator. This specific variant (indicated by "1812" in the part number) is factory-configured for this voltage pair and cannot be adjusted externally via feedback resistors.
Does the LM3687TL-1812/NOPB support independent power sequencing between its two outputs?
Yes, the LM3687TL-1812/NOPB supports independent sequencing via dedicated enable pins: EN_DCDC controls the 1.8V buck stage, and EN_LIN controls the 1.2V LDO. This allows staggered turn-on - for example, enabling the DC-DC first, waiting for VOUT_DCDC to stabilize, then asserting EN_LIN - which is essential for SoC and FPGA power integrity.
How does the startup LDO mode function in the LM3687TL-1812/NOPB?
The LM3687TL-1812/NOPB activates its internal startup LDO when VIN_LIN falls below VOUT_LIN(NOM) + 100mV (e.g., during DC-DC startup). It then supplies up to 50mA to VOUT_LIN directly from VBATT, preventing output collapse until the main LDO can take over - a feature critical for reliable system boot in post-regulation configurations.
What is the maximum total load current the LM3687TL-1812/NOPB can deliver in independent mode?
In independent mode - where the DC-DC and LDO operate from separate inputs - the LM3687TL-1812/NOPB delivers up to 750mA from the DC-DC stage and 350mA from the LDO simultaneously, for a total of 1100mA. This mode requires VIN_LIN to be supplied independently (e.g., from a second battery or rail), not from VOUT_DCDC.
Is the LM3687TL-1812/NOPB compatible with standard 0.5mm-pitch DSBGA reflow profiles?
Yes, the LM3687TL-1812/NOPB uses a Pb-free 9-bump DSBGA package (YZR0009BBA) qualified for standard lead-free reflow with peak temperature up to 260°C (10–20 sec). Its thermal characteristics (θJA = 70°C/W on 4-layer board) and small 1.4mm × 1.4mm footprint make it compatible with high-density portable PCB assembly processes.
LM3687TL-1812/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 9-WFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 1.8MHz
- Voltage/Current - Output 1:
- 1.8V, 400mA
- Voltage/Current - Output 2:
- 1.2V, 350mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 2.7V ~ 5.5V
- Operating Temperature:
- -30°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 9-DSBGA
LM3687TL-1812/NOPB FAQ
1.How can I place an order for LM3687TL-1812/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3687TL-1812/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3687TL-1812/NOPB reliable?
The price and inventory of LM3687TL-1812/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3687TL-1812/NOPB is usually 5 days.
3.What payment methods are accepted for LM3687TL-1812/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3687TL-1812/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3687TL-1812/NOPB?
LM3687TL-1812/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3687TL-1812/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3687TL-1812/NOPB?
For technical support, including LM3687TL-1812/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3687TL-1812/NOPB requirements.
6.How does Aetrix verify that LM3687TL-1812/NOPB is sourced from the original manufacturer or authorized distributors?
All LM3687TL-1812/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3687TL-1812/NOPB meets industry standards.
7.What is the process for return or replacement of LM3687TL-1812/NOPB?
All LM3687TL-1812/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with LM3687TL-1812/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3687TL-1812/NOPB part is unused and in its original packaging.
Return procedure for LM3687TL-1812/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3687TL-1812/NOPB Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
