Texas Instruments LM3S1958-IQC50-A2T
- Part No.:
- LM3S1958-IQC50-A2T
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S1958-IQC50-A2T.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,064
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S1958-IQC50-A2T from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated hibernation module, 12-bit ADC (1 MSPS), and dual UARTs + I²C + SSI interfaces. It operates at 50 MHz and supports industrial temperature range (–40°C to +85°C) in 100-pin LQFP package. Used in motor control, industrial automation, and sensor interface systems requiring low-power operation with real-time responsiveness.
For engineers reviewing the LM3S1958-IQC50-A2T datasheet, LM3S1958-IQC50-A2T pinout, LM3S1958-IQC50-A2T application, or LM3S1958-IQC50-A2T equivalent, key selection criteria include its hibernation-capable power management, integrated RTC with battery-backed memory, 12-bit ADC sampling rate, and support for multiple serial protocols without external transceivers.
Technical Context
The LM3S1958-IQC50-A2T implements the ARM Cortex-M3 core with Thumb-2 instruction set, NVIC-based interrupt handling, and bit-band memory access. It integrates a hibernation module with RTC, battery-backed RAM, and wake-up on external event or time match - enabling sub-μA sleep current.
Peripherals include two UARTs (one with IrDA/SIR), one I²C master/slave, one SSI controller, eight PWM-capable GPIOs, and a 12-channel 12-bit ADC with hardware averaging and temperature sensor. Clock system supports PLL-based 50 MHz operation from internal oscillator or external crystal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, Thumb-2 instruction set, 50 MHz max clock |
| Memory | 256 KB on-chip flash (programmable in-system), 64 KB SRAM |
| ADC | 12-bit, 1 MSPS, 12-channel, hardware averaging up to 64 samples |
| Hibernation Module | RTC with calendar, 2 KB battery-backed SRAM, wake-up on match or GPIO |
| Serial Interfaces | 2× UART (1 with IrDA/SIR), 1× I²C, 1× SSI (SPI-compatible) |
| GPIO | 80 pins total; 8 support PWM output; configurable pull-up/down, slew rate control |
| Operating Temp | –40°C to +85°C (industrial grade), 3.3 V nominal supply |
Pinout & Package
Package: 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch), RoHS-compliant, surface-mount.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate domains for digital logic (VDD), analog (VDDA), and core (VDDC); decoupling required per datasheet layout guidelines |
| GND, GNDA, GNDC | Ground returns | Dedicated analog and core ground planes reduce noise coupling into ADC and PLL circuits |
| OSC0/OSC1 | Clock input/output | Connects to external 1–25 MHz crystal or oscillator; enables precise timing for RTC and system clock |
| PD0/PD1 (UART0) | Serial TX/RX | Default UART0 interface; supports full-duplex communication at up to 3 Mbps with FIFO buffering |
| PA0/PA1 (SSI0) | SSI clock/data | Master or slave SPI-compatible interface; supports Motorola, TI, and Microwire frame formats |
| PH0/PH1 (I²C0) | I²C SCL/SDA | Open-drain bidirectional bus interface compliant with standard/fast-mode (100/400 kHz) |
| PF0–PF4 | ADC input channels | Analog inputs with programmable gain and sample-and-hold; support single-ended or differential acquisition |
| PC6/PC7 | Hibernate wake-up | Dedicated hibernation module inputs; trigger wake-up from deep-sleep mode on edge or level |
Key Features
| Feature | Design Value |
|---|---|
| Hibernation with RTC | Enables ultra-low-power operation (< 1.5 μA typical) while maintaining real-time calendar and 2 KB retained memory |
| Integrated Temperature Sensor | On-die sensor calibrated to ±3°C accuracy over –40°C to +85°C; usable for thermal monitoring without external components |
| Dual UART with IrDA Support | One UART includes SIR encoder/decoder for infrared data transmission compliant with IrDA 1.4 physical layer |
| Hardware ADC Averaging | Configurable 2–64 sample averaging reduces noise without CPU overhead; improves effective resolution by up to 2 bits |
| Bit-Band Memory Access | Direct atomic read-modify-write of individual bits in SRAM and peripheral registers - eliminates race conditions in interrupt-driven code |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop BLDC motor drive with position feedback, current sensing, and thermal protection. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation, ADC sampling, and fault response within < 10 μs latency. Use Value: Integrated 12-bit ADC with hardware averaging delivers stable current measurement; hibernation mode enables rapid wake-up for emergency stop detection. | Use Scenario: Battery-powered environmental monitor logging temperature, humidity, and pressure at 10-minute intervals. IC Role / Device Role / Timing Role: System-on-chip managing sensor interface, data processing, low-power scheduling, and wireless transmission trigger. Use Value: Hibernation module maintains RTC and retains configuration in 2 KB SRAM while drawing < 2 μA; internal temperature sensor eliminates external component count. |
| Programmable Logic Controller (PLC) | Human-Machine Interface (HMI) |
Use Scenario: DIN-rail mounted PLC module controlling solenoids, relays, and analog outputs in factory automation. IC Role / Device Role / Timing Role: Real-time deterministic controller executing ladder logic with cycle times under 1 ms and deterministic I/O scan. Use Value: NVIC with 8-bit priority grouping ensures predictable interrupt latency; 80 GPIOs support direct connection to discrete I/O terminals without glue logic. | Use Scenario: Touch-enabled panel display with local button handling, LED status indicators, and USB-to-UART bridge for host communication. IC Role / Device Role / Timing Role: Embedded UI processor managing touch debounce, LED PWM dimming, and serial protocol translation. Use Value: Dual UARTs allow simultaneous debug console and host interface; GPIOs with slew-rate control prevent EMI during fast LED switching. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Tiva C TM4C123GH6PM | Successor family; 80 MHz Cortex-M4F core, 256 KB flash, floating-point unit, enhanced peripherals | Higher performance, DSP capability, and updated USB/Ethernet support - not drop-in compatible due to different pinout and register map | Select when migrating legacy Stellaris designs to newer TI platform with FPU and broader ecosystem support |
| STM32F103VET6 | ARM Cortex-M3 at 72 MHz, 512 KB flash, 64 KB SRAM, similar peripheral set but no hibernation module or integrated RTC battery backup | Lacks hibernation-specific features; requires external RTC and backup capacitor for long-term timekeeping | Choose where higher clock speed and larger flash are prioritized over ultra-low-power hibernation and integrated RTC retention |
Compared with TM4C123GH6PM and STM32F103VET6, the LM3S1958-IQC50-A2T uniquely provides hibernation-optimized power architecture with battery-backed RAM and calendar RTC - critical for energy-constrained applications where sub-μA sleep and autonomous wake-up are mandatory design requirements.
Availability
LM3S1958-IQC50-A2T is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, programmable logic controllers, and human-machine interfaces requiring stable component supply across extended product lifecycles.
Supply support for LM3S1958-IQC50-A2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and consumer markets since 1930.
The Stellaris LM3S series was designed specifically for cost-sensitive, real-time embedded applications requiring high integration, low power, and deterministic interrupt response - targeting industrial automation, building controls, and sensor fusion systems.
FAQ
What is the maximum operating frequency of the LM3S1958-IQC50-A2T?
The LM3S1958-IQC50-A2T operates at a maximum system clock frequency of 50 MHz, achieved via its integrated PLL that multiplies the input clock (from internal oscillator or external crystal). This frequency is specified across the full industrial temperature range (–40°C to +85°C) and 3.3 V supply, ensuring deterministic real-time performance in demanding environments. The LM3S1958-IQC50-A2T's Cortex-M3 core executes Thumb-2 instructions at this rate with single-cycle GPIO toggling and sub-100 ns interrupt latency.
Does the LM3S1958-IQC50-A2T support hibernation mode with RTC functionality?
Yes, the LM3S1958-IQC50-A2T integrates a dedicated hibernation module with a calendar-based real-time clock (RTC), 2 KB of battery-backed SRAM, and wake-up capability from GPIO or RTC match events. In hibernation mode, it draws as little as 1.5 μA (typical) while retaining timekeeping and critical configuration data. The LM3S1958-IQC50-A2T's hibernation module is fully autonomous and does not require CPU intervention to maintain time or respond to wake triggers.
What ADC capabilities does the LM3S1958-IQC50-A2T provide?
The LM3S1958-IQC50-A2T features a 12-bit successive-approximation ADC with 12 input channels, 1 MSPS sampling rate, and hardware-supported sample averaging (2–64 samples). It includes an internal temperature sensor calibrated to ±3°C accuracy and supports both single-ended and differential acquisition modes. The ADC operates independently of CPU load, with sequencer-triggered conversions and DMA-ready results - all confirmed in the LM3S1958-IQC50-A2T datasheet Section 11.
Which serial communication interfaces are integrated into the LM3S1958-IQC50-A2T?
The LM3S1958-IQC50-A2T integrates two UARTs (one supporting IrDA/SIR), one I²C master/slave interface, and one SSI controller compatible with SPI, Microwire, and TI synchronous serial protocols. All interfaces feature FIFO buffering, programmable baud rates, and interrupt/DMA support. These peripherals are mapped to specific GPIO pins in the 100-pin LQFP package and are fully register-configurable - as documented in LM3S1958-IQC50-A2T Sections 12–14 of the datasheet.
Is the LM3S1958-IQC50-A2T pin-compatible with other Stellaris LM3S devices?
No, the LM3S1958-IQC50-A2T is not universally pin-compatible across the Stellaris LM3S family. While it shares the 100-pin LQFP footprint with certain variants (e.g., LM3S8962), signal assignments differ significantly - especially for ADC, PWM, and peripheral function mapping. Pin compatibility must be verified per device using the Signal Tables (Section 16.1) in the LM3S1958-IQC50-A2T datasheet; no generic pin-to-pin replacement is guaranteed without board-level validation.
LM3S1958-IQC50-A2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 1000
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S1958-IQC50-A2T FAQ
1.How can I place an order for LM3S1958-IQC50-A2T through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S1958-IQC50-A2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S1958-IQC50-A2T reliable?
The price and inventory of LM3S1958-IQC50-A2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S1958-IQC50-A2T is usually 5 days.
3.What payment methods are accepted for LM3S1958-IQC50-A2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S1958-IQC50-A2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S1958-IQC50-A2T?
LM3S1958-IQC50-A2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S1958-IQC50-A2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S1958-IQC50-A2T?
For technical support, including LM3S1958-IQC50-A2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S1958-IQC50-A2T requirements.
6.How does Aetrix verify that LM3S1958-IQC50-A2T is sourced from the original manufacturer or authorized distributors?
All LM3S1958-IQC50-A2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S1958-IQC50-A2T meets industry standards.
7.What is the process for return or replacement of LM3S1958-IQC50-A2T?
All LM3S1958-IQC50-A2T units undergo pre-shipment inspection (PSI). If there is an issue with LM3S1958-IQC50-A2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S1958-IQC50-A2T part is unused and in its original packaging.
Return procedure for LM3S1958-IQC50-A2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S1958-IQC50-A2T Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

