Texas Instruments LM3S308-EQN25-C2T
- Part No.:
- LM3S308-EQN25-C2T
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
LM3S308-EQN25-C2T.pdf
- Description:
- IC MCU 32BIT 16KB FLASH 48LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,772
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S308-EQN25-C2T from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 64 KB flash, 24 KB SRAM, integrated ADC (10-bit, 8-channel), dual UARTs, I²C, SSI, and PWM-capable timers. It operates at up to 50 MHz and targets real-time motor control and industrial sensor interfaces.
For engineers reviewing the LM3S308-EQN25-C2T datasheet, LM3S308-EQN25-C2T pinout, LM3S308-EQN25-C2T application, or LM3S308-EQN25-C2T equivalent, key selection criteria include its QFN-25 package, 50 MHz CPU clock, on-chip LDO regulator, GPIO alternate function mapping, and lack of Ethernet or USB peripherals.
Technical Context
The LM3S308-EQN25-C2T implements the ARMv7-M architecture with NVIC-based interrupt handling, SysTick timer, and memory protection unit (MPU). It supports Thumb-2 instruction set and executes from internal flash with zero-wait-state access up to 25 MHz.
Its analog subsystem includes an 8-channel, 10-bit ADC with hardware averaging and internal temperature sensor; digital peripherals include two UARTs with FIFOs, one I²C master/slave, one SSI interface, and four 16/32-bit general-purpose timers with PWM and RTC modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, Thumb-2 instruction set, no floating-point unit |
| Max Clock Speed | 50 MHz - enables deterministic real-time response for motor commutation timing |
| Flash Memory | 64 KB - sufficient for bootloader + application firmware with field-upgrade capability |
| SRAM | 24 KB - supports multiple task stacks and sensor data buffering in FreeRTOS environments |
| ADC Resolution | 10-bit - provides 1024 discrete levels for analog sensor signal digitization |
| GPIO Pins | 21 - all support interrupt generation and multiple peripheral alternate functions |
| Package | QFN-25, 4×4 mm, 0.4 mm pitch - compact footprint for space-constrained industrial PCBs |
Pinout & Package
LM3S308-EQN25-C2T uses a 25-pin QFN package with exposed thermal pad. Pin numbering follows TI's standard QFN layout (pin 1 marked by dot); all power and ground pins are distributed across corners and edges for low-noise operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Core Power Supply | 3.3 V nominal input; requires local 100 nF decoupling per supply pin |
| GND | Ground Reference | Four dedicated GND pins ensure stable return path for analog/digital domains |
| GPIO_0 / PA0 | General-Purpose I/O | Configurable as UART0 Rx, SSI0 Rx, or analog input channel 0 |
| GPIO_1 / PA1 | General-Purpose I/O | Configurable as UART0 Tx, SSI0 Tx, or analog input channel 1 |
| GPIO_2 / PA2 | General-Purpose I/O | Configurable as UART1 Rx, I²C0 SCL, or analog input channel 2 |
| GPIO_3 / PA3 | General-Purpose I/O | Configurable as UART1 Tx, I²C0 SDA, or analog input channel 3 |
| GPIO_4 / PA4 | General-Purpose I/O | Configurable as SSI0 Fss, I²C0 SCL, or analog input channel 4 |
| GPIO_5 / PA5 | General-Purpose I/O | Configurable as SSI0 Clk, I²C0 SDA, or analog input channel 5 |
| GPIO_6 / PA6 | General-Purpose I/O | Configurable as SSI0 Rx, I²C0 SCL, or analog input channel 6 |
| GPIO_7 / PA7 | General-Purpose I/O | Configurable as SSI0 Tx, I²C0 SDA, or analog input channel 7 |
| USB0_VBUS | USB Detection Input | Input-only pin; not connected internally - unused in this variant |
| USB0_ID | USB ID Pin | Input-only pin; not connected internally - unused in this variant |
| USB0_DM / USB0_DP | USB Differential Pair | Not implemented - USB PHY absent in LM3S308-EQN25-C2T |
| SWCLK / SWDIO | JTAG/SWD Debug Interface | Supports serial wire debug; SWDIO serves dual role as data I/O and reset |
| NRST | Active-Low Reset | Asynchronous reset input; must be held low ≥100 ns for valid reset assertion |
| OSC0 / OSC1 | Crystal Oscillator Inputs | Accepts 4–25 MHz crystal; internal oscillator supports 400 kHz–25 MHz range |
| VDDA / VSSA | Analog Power/Ground | Dedicated analog supply pins; require separate filtering from digital VDD/GND |
| TEMP | Internal Temperature Sensor Output | Connects directly to ADC channel 7; calibrated offset/slope provided in device ROM |
Key Features
| Feature | Design Value |
|---|---|
| ARM Cortex-M3 Core | Single-cycle multiply, hardware divide, nested vectored interrupt controller (NVIC) with 32 priority levels |
| On-Chip LDO Regulator | Generates internal 1.25 V core voltage from 3.3 V supply; eliminates need for external core regulator |
| Hardware Averaging ADC | Up to 64-sample hardware averaging per conversion - improves SNR without CPU overhead |
| PWM-Capable Timers | Four 16/32-bit timers with match/comparison registers - supports center-aligned PWM for motor drive |
| Peripheral Multiplexing | Each GPIO supports up to 8 alternate functions - maximizes peripheral flexibility in pin-limited QFN-25 |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop BLDC motor commutation using hall-effect feedback and PWM-driven gate drivers. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithms, managing ADC sampling, and generating precise PWM waveforms. Use Value: 50 MHz Cortex-M3 execution speed ensures sub-microsecond interrupt latency for timely phase switching. | Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and pressure via analog and I²C sensors. IC Role / Device Role / Timing Role: System-on-chip host managing sensor polling, data preprocessing, and UART-based telemetry transmission. Use Value: Integrated 10-bit ADC with hardware averaging delivers stable readings without external signal conditioning. |
| Programmable Logic Controller (PLC) I/O Module | Power Supply Monitoring Unit |
Use Scenario: DIN-rail mounted I/O expansion module with digital input isolation and relay output control. IC Role / Device Role / Timing Role: Deterministic I/O scheduler coordinating GPIO reads/writes, UART command parsing, and watchdog supervision. Use Value: 21 GPIOs with configurable pull-ups/downs and interrupt-on-change support simplify discrete I/O interface design. | Use Scenario: AC/DC power supply supervisory board monitoring rail voltages, fan tachometers, and thermal shutdown thresholds. IC Role / Device Role / Timing Role: Analog monitor and fault coordinator sampling multiple rails and triggering protective actions via GPIO outputs. Use Value: Internal temperature sensor and 8-channel ADC enable single-chip thermal/voltage health monitoring. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S318-IQN25-C2 | Same core, 96 KB flash, 24 KB SRAM, adds CAN controller and USB PHY | Requires CAN bus integration or USB device/host functionality | Select LM3S318-IQN25-C2 only if CAN or USB connectivity is mandatory; otherwise LM3S308-EQN25-C2T offers lower cost and identical QFN-25 footprint |
| TM4C123GH6PM | Successor family: Cortex-M4F core, 256 KB flash, 32 KB SRAM, FPU, enhanced peripherals | Demands higher precision math, DSP operations, or extended memory for complex firmware | Choose TM4C123GH6PM for new designs needing FPU or lifecycle longevity; LM3S308-EQN25-C2T remains viable for legacy-compatible, cost-sensitive deployments |
Compared with LM3S318-IQN25-C2 and TM4C123GH6PM, the LM3S308-EQN25-C2T provides optimal balance of real-time performance, analog integration, and minimal footprint for fixed-function embedded controllers where CAN or USB are unnecessary.
Availability
LM3S308-EQN25-C2T is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, PLC I/O modules, and power supply monitoring units requiring stable component supply and long-term obsolescence management.
Supply support for LM3S308-EQN25-C2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in industrial and automotive microcontrollers.
The Stellaris LM3S series was designed specifically for cost-sensitive, real-time embedded applications requiring high analog integration, deterministic interrupt response, and compact packaging - exemplified by the LM3S308-EQN25-C2T.
FAQ
What is the maximum operating frequency of the LM3S308-EQN25-C2T?
The LM3S308-EQN25-C2T operates at a maximum system clock frequency of 50 MHz. This is achieved using the internal PLL with a 4–25 MHz crystal or external clock source. The ARM Cortex-M3 core executes instructions at this rate with zero wait states for flash accesses below 25 MHz, ensuring deterministic real-time behavior critical for motor control loops and sensor sampling timing in the LM3S308-EQN25-C2T.
Does the LM3S308-EQN25-C2T support USB or CAN interfaces?
No, the LM3S308-EQN25-C2T does not include USB or CAN peripherals. Its peripheral set includes two UARTs, one I²C, one SSI, and analog features like ADC and comparator, but lacks dedicated USB PHY or CAN controller logic. For USB or CAN capability, engineers should consider the pin-compatible LM3S318-IQN25-C2 or newer TM4C123GH6PM - both of which retain QFN-25 packaging while adding those interfaces.
What power supply requirements does the LM3S308-EQN25-C2T have?
The LM3S308-EQN25-C2T requires a single 3.3 V ±5% supply applied to VDD and VDDA pins, with separate ground connections for digital (GND) and analog (VSSA) domains. An internal LDO generates the 1.25 V core voltage, eliminating need for external core regulators. Decoupling capacitors (100 nF ceramic per VDD/VDDA pin) and proper PCB layout separating analog/digital grounds are mandatory to meet specified noise immunity and ADC accuracy in the LM3S308-EQN25-C2T.
How many ADC channels does the LM3S308-EQN25-C2T support, and what is their resolution?
The LM3S308-EQN25-C2T integrates a single 10-bit successive approximation register (SAR) ADC with eight input channels (AIN0–AIN7). Channel AIN7 is internally connected to the on-die temperature sensor. The ADC supports hardware sample averaging (up to 64 samples per conversion) and programmable trigger sources including timer match, software, and GPIO events - enabling precise, low-overhead analog acquisition in the LM3S308-EQN25-C2T.
Is the LM3S308-EQN25-C2T still in production, and what is its lifecycle status?
Texas Instruments discontinued the LM3S308-EQN25-C2T in 2015 as part of the broader Stellaris product line transition to the TM4C series. However, Aetrix Electronics maintains active inventory and provides extended lifecycle support, including obsolescence forecasting, last-time-buy coordination, and verified second-source alternatives for ongoing production programs relying on the LM3S308-EQN25-C2T.
LM3S308-EQN25-C2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 48-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 300
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 25MHz
- Connectivity:
- I2C, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 28
- Program Memory Size:
- 16KB (16K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 3.6V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S308-EQN25-C2T FAQ
1.How can I place an order for LM3S308-EQN25-C2T through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S308-EQN25-C2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S308-EQN25-C2T reliable?
The price and inventory of LM3S308-EQN25-C2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S308-EQN25-C2T is usually 5 days.
3.What payment methods are accepted for LM3S308-EQN25-C2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S308-EQN25-C2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S308-EQN25-C2T?
LM3S308-EQN25-C2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S308-EQN25-C2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S308-EQN25-C2T?
For technical support, including LM3S308-EQN25-C2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S308-EQN25-C2T requirements.
6.How does Aetrix verify that LM3S308-EQN25-C2T is sourced from the original manufacturer or authorized distributors?
All LM3S308-EQN25-C2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S308-EQN25-C2T meets industry standards.
7.What is the process for return or replacement of LM3S308-EQN25-C2T?
All LM3S308-EQN25-C2T units undergo pre-shipment inspection (PSI). If there is an issue with LM3S308-EQN25-C2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S308-EQN25-C2T part is unused and in its original packaging.
Return procedure for LM3S308-EQN25-C2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S308-EQN25-C2T Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

