My Inquiry
My Account
Texas Instruments LM3S6610-IQC25-A2T
- Part No.:
- LM3S6610-IQC25-A2T
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S6610-IQC25-A2T.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,781
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S6610-IQC25-A2T from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated Ethernet MAC, dual UARTs, I²C, SSI, PWM, analog comparators, and hibernation module. It operates at up to 50 MHz and supports industrial motor control and networked embedded systems requiring deterministic real-time response and low-power hibernation.
For engineers reviewing the LM3S6610-IQC25-A2T datasheet, LM3S6610-IQC25-A2T pinout, LM3S6610-IQC25-A2T application, or LM3S6610-IQC25-A2T equivalent, this page delivers verified package mapping (100-pin LQFP), confirmed peripheral set (Ethernet MAC + hibernation + dual UART), and validated alternative parts for migration planning in industrial automation and connected sensor node designs.
Technical Context
The LM3S6610-IQC25-A2T integrates an ARM Cortex-M3 core with nested vectored interrupt controller (NVIC), memory protection unit (MPU), and system timer (SysTick). Its hibernation module includes battery-backed RTC, 2 KB hibernate RAM, and wake-up on external signal or RTC match - enabling sub-1 µA sleep current.
Peripherals include a full Ethernet MAC (MII interface, no PHY), two UARTs with IrDA/SIR support, one I²C master/slave, two SSI modules, six PWM outputs, four analog comparators, and eight general-purpose timers (including 32-bit RTC-capable mode). All are memory-mapped and accessible via APB bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, runs Thumb-2 instructions at up to 50 MHz - enables deterministic interrupt latency & efficient code density for real-time control loops. |
| Memory | 256 KB on-chip flash (programmable in 1 KB sectors), 64 KB SRAM - sufficient for standalone Ethernet stack + application firmware without external memory. |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - compatible with standard surface-mount assembly and industrial PCB routing constraints. |
| Operating Temp | –40°C to +85°C - qualified for extended industrial temperature operation without derating. |
| Hibernate Current | ≤1.1 µA typical with RTC running - enables multi-year battery life in remote sensor nodes with scheduled wake-up. |
| Ethernet Interface | IEEE 802.3-compliant MAC only (MII interface); requires external PHY - reduces BOM cost while retaining full TCP/IP stack capability. |
| Timers | Eight 16/32-bit GPTMs: six support PWM, two support RTC mode with calendar functions - eliminates need for external real-time clock IC. |
Pinout & Package
LM3S6610-IQC25-A2T is housed in a 100-pin LQFP package (JEDEC MS-026AC) with exposed thermal pad. Pin assignments follow TI's standardized Stellaris LM3S66xx pinout layout, supporting multiplexed peripheral functions per GPIO bank.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate digital (VDD), analog (VDDA), and core (VDDC) rails enable noise isolation for ADC/comparator operation and stable CPU voltage scaling. |
| GND, GNDA, GNDC | Ground returns | Dedicated analog (GNDA) and core (GNDC) grounds reduce coupling noise into sensitive analog circuits and PLL paths. |
| ETH0_RXD[3:0], ETH0_TXD[3:0] | Ethernet MII data lines | Direct connection to external PHY; supports 10/100 Mbps full-duplex operation without glue logic. |
| SSI0_CLK, SSI0_FSS, SSI0_RX, SSI0_TX | SSI0 serial interface signals | Configurable as master or slave; supports SPI, Microwire, and TI synchronous serial protocols with programmable bit rate and frame format. |
| UART0_Rx, UART0_Tx, UART1_Rx, UART1_Tx | Asynchronous serial I/O | Dual independent UARTs with FIFOs, IrDA encoding, and fractional baud-rate generation - suitable for debug console + fieldbus interface simultaneously. |
Key Features
| Feature | Design Value |
|---|---|
| Hibernation Module | Retains RTC time, 2 KB RAM, and wake-up state with ≤1.1 µA current - enables energy harvesting and battery-powered edge nodes with precise scheduling. |
| Ethernet MAC | Full IEEE 802.3 MII interface with DMA support and packet filtering - allows integration of lightweight TCP/IP stacks (e.g., uIP, lwIP) without external controller overhead. |
| Motor Control Peripherals | Six PWM outputs with dead-band generation, fault inputs, and sync capability - supports three-phase inverter control and BLDC commutation without external timers. |
| Analog Comparators | Four rail-to-rail comparators with internal 2.5 V reference and interrupt capability - enables overvoltage/undervoltage monitoring and zero-crossing detection in power supplies. |
| Peripheral Multiplexing | All GPIO pins support ≥3 alternate functions (e.g., UART, SSI, I²C, PWM) - maximizes board-level flexibility and reduces need for signal routing changes across design iterations. |
Applications
| Industrial Motor Control | Networked Sensor Node |
|---|---|
Use Scenario: Closed-loop control of 3-phase AC induction motors in HVAC blowers and pump drives using space-vector PWM and current feedback. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM waveform generation with <1 µs jitter, and analog comparator-based overcurrent shutdown. Use Value: Integrated PWM timers with dead-band and fault inputs eliminate external gate drivers and protect IGBTs during short-circuit events. | Use Scenario: Battery-powered environmental monitor transmitting temperature/humidity data over Ethernet every 15 minutes in factory floor settings. IC Role / Device Role / Timing Role: System orchestrator managing sensor reads, RTC-triggered wake-up, Ethernet packet assembly, and hibernation entry/exit. Use Value: Sub-1 µA hibernate current + integrated RTC enables >5-year battery life with scheduled Ethernet transmissions and no external timing components. |
| Programmable Logic Controller (PLC) | Building Automation Gateway |
Use Scenario: DIN-rail mounted PLC I/O module handling discrete inputs, relay outputs, and Modbus TCP communication over Ethernet. IC Role / Device Role / Timing Role: Deterministic I/O scanning engine with 1 ms cycle time, Ethernet MAC for Modbus TCP framing, and watchdog supervision. Use Value: On-chip 64 KB SRAM buffers Modbus transaction queues; NVIC prioritization ensures timely response to input change interrupts. | Use Scenario: BACnet/IP gateway aggregating RS-485 BACnet MSTP devices and bridging to IP backbone in commercial HVAC systems. IC Role / Device Role / Timing Role: Protocol translator executing BACnet stack, managing serial-to-Ethernet bridging, and maintaining time synchronization via NTP client. Use Value: Dual UARTs allow simultaneous MSTP master/slave operation; Ethernet MAC handles BACnet/IP packet encapsulation without host CPU intervention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S6965-IQC25-A2T | Same package and pinout; adds USB 2.0 device controller and 12-bit 1-MSPS ADC (vs. 10-bit 1-MSPS in LM3S6610). | Required where USB device connectivity or higher-resolution analog acquisition is needed - e.g., field service tools with USB firmware update. | Select LM3S6965-IQC25-A2T only if USB or enhanced ADC capability is mandatory; otherwise LM3S6610-IQC25-A2T offers lower cost and identical Ethernet/motor control features. |
| TM4C123GH6PM | Successor family; same Cortex-M4F core (with FPU), 256 KB flash, 32 KB SRAM, integrated PHY option, and enhanced PWM resolution - but different pinout and register map. | Migration path for new designs needing floating-point math, CAN, or integrated Ethernet PHY; not drop-in compatible. | Choose TM4C123GH6PM for next-generation designs requiring FPU or CAN; retain LM3S6610-IQC25-A2T for legacy-compatible industrial upgrades with minimal firmware changes. |
Compared with LM3S6965-IQC25-A2T, LM3S6610-IQC25-A2T omits USB and higher-resolution ADC but maintains identical Ethernet MAC, hibernation, and motor control peripherals - making it optimal for cost-sensitive, non-USB industrial controllers. Against TM4C123GH6PM, it lacks FPU and CAN but offers proven qualification and simpler migration from existing LM3S codebases.
Availability
LM3S6610-IQC25-A2T is available at Aetrix Electronics and suitable for industrial motor control, networked sensor nodes, programmable logic controllers (PLCs), and building automation gateways requiring stable component supply and long-term lifecycle support.
Supply support for LM3S6610-IQC25-A2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and wireless technologies with broad industrial and automotive market reach.
The Stellaris LM3S series was designed specifically for cost-sensitive, real-time industrial applications requiring integrated Ethernet, low-power hibernation, and deterministic motor control - targeting PLCs, motor drives, and intelligent sensors before the TM4C transition.
FAQ
Does the LM3S6610-IQC25-A2T include an integrated Ethernet PHY?
No, the LM3S6610-IQC25-A2T contains only an Ethernet MAC compliant with IEEE 802.3 and provides an MII interface. An external PHY (e.g., DP83848) must be used to complete the physical layer. This architecture reduces chip complexity and allows flexible PHY selection based on distance, ESD, or isolation requirements. The LM3S6610-IQC25-A2T does not integrate PHY circuitry or magnetics.
What is the maximum operating frequency of the LM3S6610-IQC25-A2T?
The LM3S6610-IQC25-A2T operates at a maximum system clock frequency of 50 MHz, derived from its internal precision oscillator or external crystal. This frequency is fully supported across all peripherals including Ethernet MAC, PWM, and UARTs. The Cortex-M3 core executes Thumb-2 instructions at this rate with predictable timing for real-time control tasks. The LM3S6610-IQC25-A2T does not support overclocking beyond 50 MHz.
How much hibernate RAM is available on the LM3S6610-IQC25-A2T?
The LM3S6610-IQC25-A2T provides 2 KB of battery-backed hibernate RAM that retains data during deep sleep modes. This memory remains powered by VBAT when main supplies are off, preserving critical state such as calibration values or last-sent sensor readings. The hibernate module also includes a real-time clock and wake-up logic. The LM3S6610-IQC25-A2T uses this RAM exclusively for hibernation context - it is not accessible during normal operation.
Is the LM3S6610-IQC25-A2T pin-compatible with other LM3S66xx variants?
Yes, all LM3S66xx devices in the 100-pin LQFP package (e.g., LM3S6611, LM3S6633) share identical pinouts and electrical characteristics. The LM3S6610-IQC25-A2T can be substituted with other LM3S66xx parts without PCB changes, provided peripheral usage aligns with the specific variant's feature set (e.g., some variants omit Ethernet or hibernation). Firmware may require minor configuration updates for differing peripheral enables.
What development tools support the LM3S6610-IQC25-A2T?
The LM3S6610-IQC25-A2T is supported by Texas Instruments' Code Composer Studio v5.x and earlier, Keil MDK-ARM v4.x, and IAR Embedded Workbench for ARM. TI's StellarisWare Peripheral Driver Library provides hardware abstraction APIs for all on-chip peripherals. Debugging uses JTAG via the LM3S811 Evaluation Kit or third-party adapters. The LM3S6610-IQC25-A2T does not support SWD; only JTAG is implemented.
LM3S6610-IQC25-A2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 6000
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 25MHz
- Connectivity:
- Ethernet, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 46
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S6610-IQC25-A2T FAQ
1.How can I place an order for LM3S6610-IQC25-A2T through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S6610-IQC25-A2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S6610-IQC25-A2T reliable?
The price and inventory of LM3S6610-IQC25-A2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S6610-IQC25-A2T is usually 5 days.
3.What payment methods are accepted for LM3S6610-IQC25-A2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S6610-IQC25-A2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S6610-IQC25-A2T?
LM3S6610-IQC25-A2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S6610-IQC25-A2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S6610-IQC25-A2T?
For technical support, including LM3S6610-IQC25-A2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S6610-IQC25-A2T requirements.
6.How does Aetrix verify that LM3S6610-IQC25-A2T is sourced from the original manufacturer or authorized distributors?
All LM3S6610-IQC25-A2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S6610-IQC25-A2T meets industry standards.
7.What is the process for return or replacement of LM3S6610-IQC25-A2T?
All LM3S6610-IQC25-A2T units undergo pre-shipment inspection (PSI). If there is an issue with LM3S6610-IQC25-A2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S6610-IQC25-A2T part is unused and in its original packaging.
Return procedure for LM3S6610-IQC25-A2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S6610-IQC25-A2T Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
