My Inquiry
My Account
Texas Instruments LM3S6938-IQC50-A2
- Part No.:
- LM3S6938-IQC50-A2
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S6938-IQC50-A2.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S6938-IQC50-A2 from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated Ethernet MAC, dual UARTs, I²C, SSI, ADC (10-bit, 8-channel), and hibernation module. It operates at 50 MHz and supports industrial temperature range (–40°C to +85°C) in a 100-pin LQFP package. Used in networked industrial controllers requiring real-time control and wired connectivity.
For engineers reviewing the LM3S6938-IQC50-A2 datasheet, LM3S6938-IQC50-A2 pinout, LM3S6938-IQC50-A2 application, or LM3S6938-IQC50-A2 equivalent, key selection criteria include Ethernet MAC integration, hibernation power management, 50 MHz Cortex-M3 performance, and industrial-grade thermal rating - all confirmed for this specific orderable variant.
Technical Context
The LM3S6938-IQC50-A2 implements the ARMv7-M architecture with NVIC, SysTick, MPU, and debug support via JTAG/SWD. Its system-level design integrates a dedicated hibernation module with RTC, battery-backed memory, and wake-on-external-event capability - enabling ultra-low-power sleep states below 1.5 µA.
Peripherals include a full Ethernet MAC (MII interface, no PHY), two UARTs with IrDA/SIR support, one I²C master/slave controller, one SSI port, and an 8-channel 10-bit ADC with hardware averaging and temperature sensor. All are directly memory-mapped and accessible via APB bus with configurable interrupt priority.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 50 MHz max - delivers deterministic real-time execution with Thumb-2 instruction set and hardware divide. |
| Memory | 256 KB on-chip flash + 64 KB SRAM - sufficient for standalone Ethernet-enabled firmware with protocol stack and application logic. |
| Operating Temp | –40°C to +85°C - qualified for industrial environments without derating or external thermal management. |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - compatible with standard surface-mount assembly and offers full peripheral pin access. |
| Ethernet Interface | MII-only MAC (no PHY) - requires external PHY but enables flexible media choice (10/100BASE-TX, fiber, etc.) and full IEEE 802.3 compliance. |
| Hibernation Current | ≤1.5 µA (typical) - enables multi-year battery operation in remote monitoring nodes with RTC wake-up scheduling. |
| ADC | 10-bit, 8-channel SAR with internal temp sensor and 16-sample hardware averaging - supports precision analog sensing without host CPU overhead. |
Pinout & Package
LM3S6938-IQC50-A2 is housed in a 100-pin LQFP (Pb-free, RoHS-compliant) with exposed thermal pad. Pinout supports full GPIO multiplexing, dedicated MII signals (TXD[3:0], RXD[3:0], TXEN, RXER, CRS, COL, REFCLK), and hibernation control (HIBRST, HIBACK, HIBREQ).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PA0–PA7 | GPIO / UART0 / SSI0 / I²C0 | Multi-function port A pins support UART0 Rx/Tx, SSI0 clock/data, and I²C0 SCL/SDA - selectable per application needs. |
| PD0–PD7 | GPIO / UART1 / SSI1 / ADC0 | Port D provides UART1, second SSI, and 8-channel ADC input mapping - enables simultaneous serial comms and analog acquisition. |
| PF0–PF3 | GPIO / NMI / CAN0 / HIB | Includes hibernation request (HIBREQ), hibernation acknowledge (HIBACK), and reset (HIBRST) - critical for low-power state transitions. |
| MII_TXD0–MII_TXD3 | Ethernet MAC Transmit Data | Dedicated 4-bit parallel transmit bus - interfaces directly to external PHY without glue logic or timing constraints. |
| MII_RXD0–MII_RXD3 | Ethernet MAC Receive Data | 4-bit parallel receive bus synchronized to MII_RX_CLK - supports full-duplex 100 Mbps operation with minimal latency. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Ethernet MAC | IEEE 802.3-compliant MII interface with DMA support - eliminates need for external network controller and reduces BOM count. |
| Hibernation Module | Sub-µA sleep mode with RTC alarm, battery-backed RAM (2 KB), and wake-on-external-signal - extends battery life in unattended edge devices. |
| ARM Cortex-M3 Core | 50 MHz operation with 3-stage pipeline, NVIC, and hardware FPU-ready architecture - ensures deterministic interrupt response under real-time load. |
| Peripheral Integration | Dual UARTs (one with IrDA), I²C, SSI, 10-bit ADC, PWM-capable timers - supports mixed-signal control, sensor interfacing, and fieldbus communication in single chip. |
| Industrial Qualification | Rated for –40°C to +85°C and qualified per TI's production data standards - suitable for deployment in harsh factory or outdoor infrastructure. |
Applications
| Industrial Ethernet PLC Node | Remote RTU with Battery Backup |
|---|---|
Use Scenario: Programmable logic controller node connected to factory floor Ethernet, executing ladder logic and modulating I/O over Modbus TCP. IC Role / Device Role / Timing Role: Central controller running real-time OS, managing Ethernet frame processing, GPIO I/O scanning, and timer-based PWM outputs. Use Value: Integrated MII MAC and hibernation enable deterministic cycle times and fail-safe shutdown during brownouts - preserving state in battery-backed RAM. | Use Scenario: Unmanned remote terminal unit monitoring water tank levels and valve positions in rural infrastructure, powered by solar/battery. IC Role / Device Role / Timing Role: Low-power host MCU performing periodic ADC sampling, UART-based sensor polling, and scheduled Ethernet uploads via cellular gateway. Use Value: ≤1.5 µA hibernation current and integrated RTC allow precise wake-up every 15 minutes - extending battery life beyond 5 years without maintenance. |
| Networked Motor Drive Controller | Smart Building HVAC Gateway |
Use Scenario: Brushless DC motor drive with field-oriented control, receiving commands over Ethernet and feeding back status via UDP packets. IC Role / Device Role / Timing Role: Real-time motion controller coordinating PWM generation, current sensing (via ADC), and network command parsing with sub-100 µs jitter. Use Value: 50 MHz Cortex-M3 core with NVIC prioritization ensures timely ISR execution for commutation events - maintaining torque stability under variable load. | Use Scenario: HVAC zone controller aggregating temperature/humidity data from I²C sensors and relaying to building management system via Ethernet. IC Role / Device Role / Timing Role: Protocol gateway bridging I²C sensor domain to IP network, handling BACnet/IP or proprietary UDP packet framing. Use Value: Dual UARTs and I²C interface allow concurrent sensor polling and gateway logging - eliminating need for secondary bridge IC and reducing PCB area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S6965-IQC50-A2 | Same core, package, and speed; adds USB 2.0 OTG controller and removes Ethernet MAC. | Better suited for USB-hosted human interface devices; unsuitable where Ethernet connectivity is mandatory. | Select LM3S6965-IQC50-A2 only if USB device/host capability replaces Ethernet requirement - no pin compatibility with LM3S6938-IQC50-A2 for MII signals. |
| TM4C123GH6PM | Successor family: Cortex-M4F core, 80 MHz, 256 KB flash, 32 KB SRAM, integrated PHY option, enhanced ADC. | Supports floating-point math and higher throughput; requires layout changes due to different pinout and power sequencing. | TM4C123GH6PM offers migration path with improved peripherals but is not drop-in - redesign required for Ethernet PHY integration and clock tree. |
Compared with LM3S6965-IQC50-A2 and TM4C123GH6PM, the LM3S6938-IQC50-A2 uniquely balances Ethernet MAC integration, industrial temperature rating, and ultra-low-power hibernation - making it optimal for legacy or cost-sensitive wired industrial nodes where USB or floating-point are unnecessary.
Availability
LM3S6938-IQC50-A2 is available at Aetrix Electronics and suitable for industrial automation, remote telemetry, networked motor control, and smart infrastructure applications requiring stable component supply and long-term lifecycle assurance.
Supply support for LM3S6938-IQC50-A2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal technologies - with decades of experience in industrial and automotive-grade microcontrollers.
The Stellaris LM3S series was designed specifically for cost-sensitive, real-time industrial control applications requiring integrated connectivity (Ethernet, CAN, USB), low-power operation, and robust peripheral sets - before the TM4C transition.
FAQ
Does the LM3S6938-IQC50-A2 include an integrated Ethernet PHY?
No, the LM3S6938-IQC50-A2 contains only an Ethernet MAC compliant with IEEE 802.3 MII interface. An external PHY (e.g., DP83848 or LAN8720) must be used to complete the physical layer. This architecture allows flexibility in media selection and isolation while keeping the MCU die size and cost optimized. The LM3S6938-IQC50-A2 provides all necessary MII control and data signals on dedicated pins.
What is the maximum operating frequency of the LM3S6938-IQC50-A2?
The LM3S6938-IQC50-A2 is rated for a maximum system clock frequency of 50 MHz, as specified in its production data sheet and validated across the industrial temperature range (–40°C to +85°C). This frequency is achieved using the internal PLL with an external crystal or oscillator input, and all peripherals - including Ethernet MAC and ADC - are fully functional at this speed.
Is the LM3S6938-IQC50-A2 pin-compatible with other LM3S69xx variants?
No - the LM3S6938-IQC50-A2 is not pin-compatible with other LM3S69xx parts such as LM3S6918 or LM3S6965. While all share the same 100-pin LQFP package, pin functions differ significantly: the LM3S6938-IQC50-A2 dedicates pins to MII signals (e.g., MII_TXD0–3, MII_RXD0–3), whereas LM3S6965 assigns those pins to USB functionality. Board-level reuse requires verification against each variant's datasheet.
What power modes does the LM3S6938-IQC50-A2 support?
The LM3S6938-IQC50-A2 supports Sleep, Deep-Sleep, and Hibernation modes. Hibernation mode draws ≤1.5 µA and retains 2 KB of battery-backed RAM plus RTC functionality. Wake-up sources include external pins, RTC match, and HIBRST assertion. These modes are managed by the dedicated hibernation module - a key differentiator from standard Cortex-M3 sleep states.
Does the LM3S6938-IQC50-A2 include a hardware floating-point unit?
No, the LM3S6938-IQC50-A2 implements the ARM Cortex-M3 core without a hardware FPU. It supports integer and fixed-point arithmetic only. Floating-point operations must be performed in software using CMSIS-DSP libraries or compiler-generated routines. For applications requiring hardware floating-point, TI's later TM4C123x series (Cortex-M4F) would be the appropriate upgrade path.
LM3S6938-IQC50-A2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 6000
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S6938-IQC50-A2 FAQ
1.How can I place an order for LM3S6938-IQC50-A2 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S6938-IQC50-A2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S6938-IQC50-A2 reliable?
The price and inventory of LM3S6938-IQC50-A2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S6938-IQC50-A2 is usually 5 days.
3.What payment methods are accepted for LM3S6938-IQC50-A2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S6938-IQC50-A2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S6938-IQC50-A2?
LM3S6938-IQC50-A2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S6938-IQC50-A2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S6938-IQC50-A2?
For technical support, including LM3S6938-IQC50-A2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S6938-IQC50-A2 requirements.
6.How does Aetrix verify that LM3S6938-IQC50-A2 is sourced from the original manufacturer or authorized distributors?
All LM3S6938-IQC50-A2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S6938-IQC50-A2 meets industry standards.
7.What is the process for return or replacement of LM3S6938-IQC50-A2?
All LM3S6938-IQC50-A2 units undergo pre-shipment inspection (PSI). If there is an issue with LM3S6938-IQC50-A2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S6938-IQC50-A2 part is unused and in its original packaging.
Return procedure for LM3S6938-IQC50-A2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S6938-IQC50-A2 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
