Texas Instruments LM3S6938-IQC50-A2T
- Part No.:
- LM3S6938-IQC50-A2T
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S6938-IQC50-A2T.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,072
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S6938-IQC50-A2T from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated Ethernet MAC, dual UARTs, I²C, SSI, ADC (10-bit, 8-channel), and hibernation module. It operates at 50 MHz and supports industrial temperature range (–40°C to +85°C) in a 100-pin LQFP package. Used in networked industrial controllers requiring real-time control and wired connectivity.
For engineers reviewing the LM3S6938-IQC50-A2T datasheet, LM3S6938-IQC50-A2T pinout, LM3S6938-IQC50-A2T application, or LM3S6938-IQC50-A2T equivalent, key selection criteria include Ethernet MAC integration, hibernation power management, 50 MHz clock speed, 100-pin LQFP footprint, and Cortex-M3 interrupt latency performance.
Technical Context
The LM3S6938-IQC50-A2T implements the ARMv7-M architecture with NVIC supporting up to 64 interrupt lines, SysTick timer, and MPU for memory protection. Its system-level design includes a dedicated hibernation module with RTC, battery-backed RAM, and wake-on-external-event capability.
Peripherals are tightly coupled via AHB/APB bridges: Ethernet MAC connects directly to AHB for zero-copy DMA transfers; ADC uses hardware sequencers with configurable sample averaging; UARTs support IrDA SIR and FIFO depths of 16 bytes each. Clock tree supports multiple PLL-derived sources including PIOSC, MOSC, and HSE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, runs Thumb-2 instructions with 1.25 DMIPS/MHz |
| Max Clock Speed | 50 MHz - determines real-time loop execution time and peripheral throughput limits |
| Flash Memory | 256 KB - sufficient for bootloader + application firmware with OTA update partitioning |
| SRAM | 64 KB - supports Ethernet frame buffering, stack/heap for RTOS tasks, and ADC data buffers |
| ADC Resolution | 10-bit SAR - enables 0.1% measurement accuracy for sensor inputs like temperature or voltage monitoring |
| Operating Temp | –40°C to +85°C - qualified for uncontrolled industrial cabinet environments without forced cooling |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - compatible with standard reflow profiles and manual inspection |
Pinout & Package
LM3S6938-IQC50-A2T is housed in a 100-pin LQFP (Low-Profile Quad Flat Package) with exposed thermal pad, JEDEC MS-026AC compliant, 14 mm × 14 mm body, 0.5 mm lead pitch, and moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate analog/digital/core domains enable noise isolation for ADC and clock stability |
| GND, GNDA, GNDC | Ground returns | Dedicated analog ground plane reduces coupling into sensitive analog circuits |
| ETH0_RX+, ETH0_RX−, ETH0_TX+, ETH0_TX− | Ethernet PHY interface | Differential pairs routed as controlled-impedance traces for 10/100BASE-TX compliance |
| USB0_P, USB0_N | USB 2.0 Full-Speed D+/D− | Integrated transceiver eliminates external PHY; requires 1.5 kΩ pull-up on D+ |
| PA0–PA7, PB0–PB7, etc. | GPIO banks A–G | Configurable as digital I/O, alternate function (UART/SSI/I²C), or analog input (ADC0–7) |
| HIB_RTCCLK, HIB_WAKE | Hibernation module signals | Enable low-power wake-from-hibernate using external event or RTC alarm |
Key Features
| Feature | Design Value |
|---|---|
| Ethernet MAC with DMA | Enables deterministic packet handling without CPU intervention; supports IEEE 802.3 CSMA/CD |
| Hibernation module | Reduces active current to 1.7 µA while retaining RTC, battery-backed RAM, and wake capability |
| Hardware ADC sequencer | Automatically cycles through 8 channels with programmable sample timing and 4x hardware averaging |
| Multiple UARTs with IrDA | Dual full-featured UARTs support RS-232/485 and infrared communication without external encoder |
| Memory Protection Unit (MPU) | Prevents task corruption in RTOS environments by enforcing region-based access permissions |
Applications
| Industrial PLC Controller | Building Automation Gateway |
|---|---|
Use Scenario: Standalone logic controller managing motor starters, sensors, and HMI over Modbus TCP. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, managing Ethernet stack, and sampling analog inputs at 1 kHz. Use Value: Integrated Ethernet MAC eliminates external PHY, reducing BOM cost and PCB area; hibernation mode extends uptime during brownouts. | Use Scenario: Protocol translator bridging BACnet MS/TP field devices to IP-based building management systems. IC Role / Device Role / Timing Role: Dual-role device: UART handles legacy serial bus, Ethernet provides IP backbone connectivity. Use Value: Simultaneous UART and Ethernet operation enables seamless protocol conversion without external bridge ICs. |
| Networked Energy Meter | Remote I/O Node |
Use Scenario: DIN-rail mounted meter reporting voltage, current, and kWh via SNMP or HTTP to utility SCADA. IC Role / Device Role / Timing Role: Real-time data acquisition engine with precise timestamping via integrated RTC and Ethernet timestamping support. Use Value: 10-bit ADC with hardware averaging delivers stable RMS measurements; hibernation preserves timekeeping during mains loss. | Use Scenario: Distributed sensor node collecting temperature, humidity, and door status across factory floor. IC Role / Device Role / Timing Role: Low-power remote controller with GPIO-triggered wake, ADC sampling, and Ethernet upload on event. Use Value: Sub-2 µA hibernate current extends battery life to >5 years with coin-cell backup; GPIO interrupt wake latency <5 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S8962-IQC50-A2T | Same core, 512 KB flash, no Ethernet MAC, adds CAN controller | Better suited for automotive diagnostics or CAN-based control networks | Select when CAN bus interface is required and Ethernet is unnecessary |
| TM4C123GH6PM | Successor family; 80 MHz, 256 KB flash, Ethernet MAC, enhanced ADC (12-bit), same 100-pin LQFP | Higher performance and extended peripheral set; pin-compatible upgrade path | Select for new designs needing higher clock speed or improved analog precision |
Compared with LM3S6938-IQC50-A2T, LM3S8962-IQC50-A2T trades Ethernet for CAN and doubles flash, while TM4C123GH6PM offers 60% faster CPU, identical package, and backward-compatible register map - making it the preferred migration path for lifecycle extension.
Availability
LM3S6938-IQC50-A2T is available at Aetrix Electronics and suitable for industrial PLC controllers, building automation gateways, networked energy meters, and remote I/O nodes requiring stable component supply and long-term obsolescence planning.
Supply support for LM3S6938-IQC50-A2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog, embedded processing, and wireless technologies since 1930.
The Stellaris LM3S series was designed as the first ARM Cortex-M3-based microcontroller family for industrial and networked embedded applications, emphasizing integrated connectivity and low-power operation.
FAQ
What is the maximum operating frequency of the LM3S6938-IQC50-A2T?
The LM3S6938-IQC50-A2T operates at a maximum frequency of 50 MHz, as specified in its production data sheet. This clock speed is achieved using the internal PLL driven by the main oscillator (MOSC) or precision internal oscillator (PIOSC). The 50 MHz rating applies across the full industrial temperature range (–40°C to +85°C) and ensures deterministic timing for Ethernet MAC, ADC sampling, and interrupt response. LM3S6938-IQC50-A2T does not support overclocking beyond this rated speed.
Does the LM3S6938-IQC50-A2T include an integrated Ethernet physical layer (PHY)?
No, the LM3S6938-IQC50-A2T integrates only the Ethernet Media Access Controller (MAC), not the physical layer (PHY). It provides differential TX/RX pairs (ETH0_TX±, ETH0_RX±) that require connection to an external 10/100BASE-TX PHY IC, such as the DP83848 or LAN8720. The MAC supports MII and RMII interfaces and includes DMA for zero-copy packet handling. LM3S6938-IQC50-A2T relies on external magnetics and PHY for signal conditioning and line driving.
What power modes does the LM3S6938-IQC50-A2T support, and what is its lowest current draw?
The LM3S6938-IQC50-A2T supports Sleep, Deep-Sleep, and Hibernate modes. In Hibernate mode - enabled via the dedicated hibernation module - it draws just 1.7 µA while retaining RTC time, battery-backed RAM contents, and wake capability from external pins or RTC match. This mode uses a separate 32.768 kHz crystal or internal low-frequency oscillator. LM3S6938-IQC50-A2T achieves this ultra-low power state without external supervision circuitry.
How many analog input channels does the ADC in the LM3S6938-IQC50-A2T support?
The LM3S6938-IQC50-A2T features a single 10-bit successive approximation register (SAR) ADC with eight external input channels (ADC0–ADC7), mapped to GPIO pins PA6, PA7, PB0–PB5, and PE3. It supports hardware-configurable sequencers, programmable sample timing, and 4× hardware averaging per conversion. The ADC also includes an internal temperature sensor channel. LM3S6938-IQC50-A2T does not include a second ADC instance or differential input mode beyond the documented single-ended and pseudo-differential configurations.
Is the LM3S6938-IQC50-A2T pin-compatible with any newer Texas Instruments microcontrollers?
The LM3S6938-IQC50-A2T is not pin-compatible with newer TI microcontrollers such as the TM4C123GH6PM, despite sharing the same 100-pin LQFP package and similar peripheral mapping. While TM4C123GH6PM retains Ethernet MAC, adds CAN, and increases clock speed to 80 MHz, its pin functions differ in critical areas including USB routing, clock input configuration, and hibernation control signals. LM3S6938-IQC50-A2T requires board-level redesign for migration; however, software compatibility is high due to shared register layout conventions in StellarisWare and TivaWare.
LM3S6938-IQC50-A2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 6000
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S6938-IQC50-A2T FAQ
1.How can I place an order for LM3S6938-IQC50-A2T through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S6938-IQC50-A2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S6938-IQC50-A2T reliable?
The price and inventory of LM3S6938-IQC50-A2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S6938-IQC50-A2T is usually 5 days.
3.What payment methods are accepted for LM3S6938-IQC50-A2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S6938-IQC50-A2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S6938-IQC50-A2T?
LM3S6938-IQC50-A2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S6938-IQC50-A2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S6938-IQC50-A2T?
For technical support, including LM3S6938-IQC50-A2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S6938-IQC50-A2T requirements.
6.How does Aetrix verify that LM3S6938-IQC50-A2T is sourced from the original manufacturer or authorized distributors?
All LM3S6938-IQC50-A2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S6938-IQC50-A2T meets industry standards.
7.What is the process for return or replacement of LM3S6938-IQC50-A2T?
All LM3S6938-IQC50-A2T units undergo pre-shipment inspection (PSI). If there is an issue with LM3S6938-IQC50-A2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S6938-IQC50-A2T part is unused and in its original packaging.
Return procedure for LM3S6938-IQC50-A2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S6938-IQC50-A2T Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

