My Inquiry
My Account
Texas Instruments LM3S6950-IQC50-A2T
- Part No.:
- LM3S6950-IQC50-A2T
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S6950-IQC50-A2T.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,491
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S6950-IQC50-A2T from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated Ethernet MAC, USB 2.0 device controller, 8-channel 10-bit ADC, and hibernation module supporting RTC and battery-backed memory. It operates at up to 50 MHz and targets embedded control in industrial automation and networked sensor nodes.
For engineers reviewing the LM3S6950-IQC50-A2T datasheet, LM3S6950-IQC50-A2T pinout, LM3S6950-IQC50-A2T application, or LM3S6950-IQC50-A2T equivalent, key selection criteria include Ethernet PHY interface support, hibernation current (≤1.7 µA), USB device stack compatibility, and Cortex-M3 debug features including SWD and JTAG.
Technical Context
The LM3S6950-IQC50-A2T implements the ARMv7-M architecture with NVIC, SysTick, MPU, and Thumb-2 instruction set. It integrates a dedicated Ethernet MAC with MII interface, USB 2.0 full-speed device controller with internal transceiver, and hibernation module with RTC, battery-backed RAM, and wake-on-external-pin capability.
Peripherals include eight 16-bit general-purpose timers (with PWM and input capture), two UARTs, two SSI modules, two I²C interfaces, analog comparators, and an 8-channel 10-bit ADC with sample rate up to 1 MSPS. Clocking supports multiple sources including PLL, internal oscillator, and external crystal.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, runs Thumb-2 instructions at up to 50 MHz |
| Flash Memory | 256 KB on-chip flash with 128-bit wide bus; supports in-application programming and nonvolatile register storage |
| SRAM | 64 KB on-chip SRAM with parity protection; accessible by CPU and DMA |
| Ethernet Interface | Integrated MAC with MII interface; requires external PHY; supports IEEE 802.3 10/100 Mbps |
| USB Interface | Full-speed (12 Mbps) USB 2.0 device controller with integrated transceiver and endpoint FIFOs |
| Hibernation Mode | Ultra-low-power state drawing ≤1.7 µA; retains RTC, battery-backed RAM, and wake-on-pin events |
| ADC | 8-channel 10-bit SAR ADC with programmable sample rate up to 1 MSPS and hardware trigger support |
| Package | 100-pin LQFP (14 mm × 14 mm), RoHS-compliant, lead-free |
Pinout & Package
LM3S6950-IQC50-A2T is housed in a 100-pin LQFP package (14 mm × 14 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per TI SPMS142I datasheet revision I, July 2014.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Digital core (VDD), analog (VDDA), and USB regulator (VDDC) rails; require separate decoupling |
| GND, GNDA | Ground connections | Digital ground (GND) and analog ground (GNDA); must be connected with low-inductance path |
| USB0_P/N | USB differential data pair | Full-speed USB 2.0 D+ and D− signals; internally terminated; no external resistors required |
| EMAC0_RX[0:3]/TX[0:3]/CRS/DCOL | Ethernet MAC physical interface | MII interface pins for 10/100 Mbps operation; require external PHY and magnetics |
| HIB_RTCCLK | Hibernation module clock input | Accepts 32.768 kHz crystal or external clock for RTC and hibernation timing |
| PD0–PD7 | GPIO Port D | Configurable digital I/O; some pins support alternate functions including UART0, SSI0, I²C0, and PWM outputs |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Ethernet MAC | Enables direct connection to external PHY without external glue logic; supports standard MII timing and packet buffering |
| USB 2.0 Full-Speed Device | On-chip transceiver eliminates need for external USB PHY; supports CDC, HID, and MSC class drivers out of box |
| Hibernation Module | Provides sub-2 µA sleep mode with RTC, battery-backed RAM, and configurable wake sources (pin, RTC match, external interrupt) |
| ARM Cortex-M3 Core | Delivers deterministic interrupt latency (<12 cycles), nested vectored interrupts, and memory protection unit (MPU) for RTOS safety |
| Peripheral Integration | Includes dual UARTs, dual SSI, dual I²C, 8-channel ADC, analog comparators, and 8×16-bit timers - all clock-gated and power-managed |
Applications
| Industrial PLC Node | Networked Sensor Gateway |
|---|---|
Use Scenario: Compact programmable logic controller node collecting analog sensor data and executing local control logic over Modbus TCP. IC Role / Device Role / Timing Role: Central MCU managing ADC sampling, Ethernet packet assembly, real-time task scheduling, and USB-based firmware updates. Use Value: Integrated Ethernet MAC and USB reduce BOM count; hibernation mode enables battery backup during AC loss without external RTC chip. | Use Scenario: Edge gateway aggregating temperature, humidity, and motion data from multiple I²C/SPI sensors and forwarding via Ethernet to cloud infrastructure. IC Role / Device Role / Timing Role: Host processor handling sensor interface arbitration, time-stamped data buffering, and TCP/IP stack execution with deterministic Ethernet timing. Use Value: Dual SSI and dual I²C allow concurrent sensor communication; 64 KB SRAM supports packet buffering and protocol stack overhead. |
| Smart Energy Meter | Building Automation Controller |
Use Scenario: DIN-rail mounted meter with tamper detection, pulse counting, and remote firmware update capability over Ethernet. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, secure boot, and hibernation-aware power management during low-load periods. Use Value: Hibernation current ≤1.7 µA extends battery life for backup clock and event logging; integrated watchdog ensures fail-safe recovery. | Use Scenario: HVAC controller interfacing with thermostats, valve actuators, and occupancy sensors across RS-485 and I²C buses. IC Role / Device Role / Timing Role: Real-time scheduler coordinating PWM fan control, ADC-based temperature feedback loops, and Ethernet-based BACnet/IP messaging. Use Value: Eight 16-bit timers support independent PWM generation and input capture for motor phase timing; 10-bit ADC provides sufficient resolution for HVAC sensor conditioning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S6965-IQC50-A2T | Same package and core; adds CAN controller and removes one UART; identical flash/SRAM and hibernation specs | Better suited for automotive body control or industrial fieldbus where CAN is required instead of dual UART | Select when CAN 2.0B interface is mandatory and second UART is unnecessary |
| TM4C123GH6PM | Successor part with same footprint; 80 MHz Cortex-M4F core, 256 KB flash, 32 KB SRAM, FPU, enhanced USB and Ethernet features | Supports floating-point math, higher throughput, and newer peripheral revisions; requires minor software migration | Choose for new designs needing higher performance, FPU, or extended lifecycle support beyond LM3S series |
Compared with LM3S6950-IQC50-A2T, LM3S6965-IQC50-A2T trades UART flexibility for CAN capability, while TM4C123GH6PM delivers architectural upgrades (M4F, FPU, faster clock) but requires firmware adaptation and offers different SRAM allocation - making LM3S6950-IQC50-A2T optimal for cost-sensitive, CAN-free, hibernation-critical legacy-compatible deployments.
Availability
LM3S6950-IQC50-A2T is available at Aetrix Electronics and suitable for industrial automation, building control systems, and smart energy metering requiring stable component supply and long-term obsolescence planning.
Supply support for LM3S6950-IQC50-A2T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and consumer markets.
The Stellaris LM3S family was designed as the first ARM Cortex-M3-based microcontroller platform for cost-sensitive, real-time embedded applications requiring integrated connectivity and ultra-low-power hibernation - targeting industrial control, sensor networks, and metering.
FAQ
What is the maximum operating frequency of the LM3S6950-IQC50-A2T?
The LM3S6950-IQC50-A2T operates at a maximum system clock frequency of 50 MHz, derived from its internal PLL locked to either an external crystal (up to 8 MHz) or the internal 6 MHz oscillator. This frequency is specified under industrial temperature range (–40°C to +85°C) and 3.3 V supply conditions per TI SPMS142I datasheet Section 5.2.4.
Does the LM3S6950-IQC50-A2T include an integrated USB PHY?
Yes, the LM3S6950-IQC50-A2T includes a full-speed (12 Mbps) USB 2.0 device controller with an integrated transceiver. No external USB PHY is required; only standard USB termination resistors and ESD protection are needed on the USB0_P/N lines per Section 11.2 of the datasheet.
What power modes does the LM3S6950-IQC50-A2T support, and what is its lowest hibernation current?
The LM3S6950-IQC50-A2T supports Sleep, Deep-Sleep, and Hibernation modes. Its lowest active-retention mode is Hibernation, drawing ≤1.7 µA typical (at 3.3 V, 25°C) while retaining RTC time, battery-backed RAM contents, and wake capability via pin or RTC match - as measured and guaranteed in Section 6.3.6 of the datasheet.
Can the LM3S6950-IQC50-A2T drive an Ethernet PHY directly?
Yes, the LM3S6950-IQC50-A2T integrates a standards-compliant Ethernet MAC with MII interface. It drives external PHYs such as the DP83848 or LAN8720 directly using its EMAC0_RX/TX pins, requiring only magnetics and proper PCB layout per IEEE 802.3 timing constraints outlined in Section 14.2 of the datasheet.
Is the LM3S6950-IQC50-A2T pin-compatible with other Stellaris LM3S devices?
No, the LM3S6950-IQC50-A2T is not universally pin-compatible across the LM3S family. While it shares the 100-pin LQFP package with LM3S6965-IQC50-A2T, pin functions differ significantly - especially for CAN vs. UART and peripheral remapping. Always verify pin assignments against the specific device's datasheet package diagram before board reuse.
LM3S6950-IQC50-A2T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 6000
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- Ethernet, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 46
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- -
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S6950-IQC50-A2T FAQ
1.How can I place an order for LM3S6950-IQC50-A2T through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S6950-IQC50-A2T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S6950-IQC50-A2T reliable?
The price and inventory of LM3S6950-IQC50-A2T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S6950-IQC50-A2T is usually 5 days.
3.What payment methods are accepted for LM3S6950-IQC50-A2T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S6950-IQC50-A2T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S6950-IQC50-A2T?
LM3S6950-IQC50-A2T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S6950-IQC50-A2T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S6950-IQC50-A2T?
For technical support, including LM3S6950-IQC50-A2T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S6950-IQC50-A2T requirements.
6.How does Aetrix verify that LM3S6950-IQC50-A2T is sourced from the original manufacturer or authorized distributors?
All LM3S6950-IQC50-A2T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S6950-IQC50-A2T meets industry standards.
7.What is the process for return or replacement of LM3S6950-IQC50-A2T?
All LM3S6950-IQC50-A2T units undergo pre-shipment inspection (PSI). If there is an issue with LM3S6950-IQC50-A2T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S6950-IQC50-A2T part is unused and in its original packaging.
Return procedure for LM3S6950-IQC50-A2T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S6950-IQC50-A2T Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
