My Inquiry
My Account
Texas Instruments LM3S8938-IQC50
- Part No.:
- LM3S8938-IQC50
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S8938-IQC50.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,006
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S8938-IQC50 from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated CAN, USB, Ethernet MAC, ADC (12-bit, 1 MSPS), and hibernation module. It operates at 50 MHz, supports -40°C to +85°C industrial temperature range, and targets embedded control in motor drives and industrial automation.
For engineers reviewing the LM3S8938-IQC50 datasheet, LM3S8938-IQC50 pinout, LM3S8938-IQC50 application, or LM3S8938-IQC50 equivalent, key selection criteria include its integrated CAN 2.0B controller, hibernation mode with RTC and battery-backed memory, 12-bit ADC sampling rate, Ethernet MAC interface, and QFP-100 package compatibility with legacy Stellaris designs.
Technical Context
The LM3S8938-IQC50 implements the ARM Cortex-M3 core with NVIC, SysTick, and MPU, enabling deterministic real-time interrupt handling and memory protection. It integrates dual CAN controllers, a 10/100 Ethernet MAC (no PHY), and a hibernation module supporting RTC wake-up and 2 KB battery-backed SRAM.
Its analog subsystem includes an 8-channel, 12-bit ADC with hardware averaging and internal temperature sensor; serial interfaces comprise three UARTs (one with IrDA), two SSI, and one I²C. Clock management supports multiple PLL configurations and deep-sleep modes with sub-μA retention current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 50 MHz max operation - enables deterministic real-time execution with Thumb-2 instruction set and low-latency interrupt response. |
| Memory | 256 KB flash + 64 KB SRAM - sufficient for standalone firmware with protocol stacks (CAN, TCP/IP) and data buffering without external memory. |
| ADC | 12-bit, 1 MSPS, 8-channel - supports high-fidelity motor current sensing and analog feedback acquisition in closed-loop control systems. |
| CAN Interface | Dual CAN 2.0B controllers - allows concurrent communication on two independent CAN buses, e.g., one for motor control, one for diagnostics. |
| Hibernation Mode | RTC + 2 KB battery-backed SRAM + wake-on-RTC/external-pin - enables ultra-low-power monitoring (e.g., environmental sensors) with sub-2 μA quiescent current. |
| Ethernet | 10/100 MAC only (no PHY) - requires external PHY but provides full TCP/IP stack support via StellarisWare, suitable for industrial Ethernet nodes. |
| Temperature Range | -40°C to +85°C - qualified for industrial environments including factory floor and outdoor equipment enclosures. |
Pinout & Package
LM3S8938-IQC50 is housed in a 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) package with exposed thermal pad. Pin assignments are defined per TI SPMS174I datasheet Rev I (July 2014), supporting full peripheral multiplexing including JTAG/SWD debug, CANH/CANL, RMII signals, and GPIO-controlled hibernate entry.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate domains for digital core (VDDC), analog (VDDA), and I/O (VDD) enable noise isolation critical for ADC accuracy and CAN signal integrity. |
| PA0–PA7, PB0–PB7, etc. | GPIO banks A–G | Configurable as digital I/O, timer capture, UART/SSI/I²C functions - supports flexible peripheral routing without PCB redesign. |
| CAN0RX / CAN0TX | CAN 2.0B physical interface | Dedicated differential pair pins with internal termination control - simplifies CAN bus interface design and meets ISO 11898-2 electrical requirements. |
| EMAC0RXD0–3, EMAC0TXD0–3 | Ethernet MAC data lines | RMI/SMII-compliant 4-bit RX/TX data paths - interfaces directly to external PHY (e.g., DP83848) for 10/100 Mbps Ethernet connectivity. |
| HIBERNATE | Hibernate mode control | Active-low input that initiates hibernation sequence when asserted - enables hardware-triggered low-power state entry independent of software execution. |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN 2.0B controllers | Enables redundant fieldbus communication or separate control/diagnostic networks without external CAN transceivers beyond physical layer. |
| Hibernation module with RTC | Supports time-stamped wake-up events and data retention during power loss - essential for battery-powered remote monitoring nodes. |
| Integrated Ethernet MAC | Reduces BOM count by eliminating need for external MAC; pairs with low-cost PHYs to implement industrial Ethernet nodes with minimal footprint. |
| 12-bit, 1 MSPS ADC with hardware averaging | Delivers effective resolution >12 bits for noisy industrial environments - eliminates need for external sigma-delta converters in motor current sensing. |
| ARM Cortex-M3 with MPU | Provides memory protection for multitasking RTOS environments - prevents task corruption and improves system reliability in safety-critical control loops. |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop control of 3-phase BLDC motors with current sensing, position feedback, and CAN-based command interface. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing PWM generation, ADC sampling synchronization, and CAN message scheduling. Use Value: Integrated dual CAN and 12-bit ADC eliminate external interface ICs; hibernation mode enables energy-efficient standby during idle periods. | Use Scenario: Protocol translation between BACnet MS/TP (RS-485) and Ethernet/IP for HVAC controllers in commercial buildings. IC Role / Device Role / Timing Role: Bridge processor running dual-stack firmware (CAN/I²C for field devices, Ethernet MAC for backbone). Use Value: On-chip Ethernet MAC and multiple serial interfaces reduce component count; 64 KB SRAM accommodates protocol stack buffers and configuration storage. |
| Remote Environmental Monitor | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Solar-powered outdoor sensor node measuring temperature, humidity, and air quality with periodic data upload over Ethernet. IC Role / Device Role / Timing Role: System-on-chip managing sensor interfacing, RTC-timed wake-up, data aggregation, and Ethernet packet assembly. Use Value: Hibernation mode draws <2 μA while retaining RTC and 2 KB SRAM - extends battery life to multi-year operation without maintenance. | Use Scenario: DIN-rail mounted I/O expansion module with digital input/output, analog input, and CAN fieldbus connectivity. IC Role / Device Role / Timing Role: Central controller handling isolated I/O conditioning, cyclic CAN messaging, and diagnostic reporting via Ethernet. Use Value: Dual CAN controllers support both device-level CANopen and higher-layer EtherCAT bridge coordination; industrial temp grade ensures reliability in control cabinets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S9B92-IQC50 | Same Cortex-M3 core, 256 KB flash, but adds USB 2.0 OTG and removes Ethernet MAC; identical pinout and package. | Better suited for USB-connected human interface devices or firmware update endpoints; lacks native Ethernet capability. | Select LM3S9B92-IQC50 when USB host/device functionality is required and Ethernet is unnecessary. |
| Tiva C TM4C123GH6PM | Successor family with same pin-compatible LQFP-100 package, 80 MHz Cortex-M4F core, enhanced peripherals (USB, motion control PWM), and extended temp range (-40°C to +105°C). | Supports more demanding real-time tasks (e.g., servo control with floating-point math); backward-compatible firmware migration path exists. | Choose TM4C123GH6PM for new designs requiring higher performance, USB, or extended temperature operation. |
Compared with LM3S8938-IQC50, LM3S9B92-IQC50 trades Ethernet for USB OTG in identical packaging, while TM4C123GH6PM offers higher clock speed, FPU, and broader peripheral integration - making it a future-proof upgrade for industrial control nodes needing sustained compute headroom.
Availability
LM3S8938-IQC50 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, remote environmental monitoring, and programmable logic controller (PLC) I/O modules requiring stable component supply and long-term obsolescence management.
Supply support for LM3S8938-IQC50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The Stellaris LM3S series was designed as the first ARM Cortex-M3-based microcontroller family for cost-sensitive, real-time industrial control applications - emphasizing integrated connectivity (CAN, Ethernet), low-power hibernation, and robust peripheral sets.
FAQ
What is the maximum operating frequency of the LM3S8938-IQC50?
The LM3S8938-IQC50 operates at a maximum CPU frequency of 50 MHz, derived from its internal PLL configured with the main oscillator or external crystal. This frequency is specified across the full industrial temperature range (-40°C to +85°C) and supports deterministic real-time execution of control algorithms and protocol stacks. The LM3S8938-IQC50 maintains timing compliance under worst-case voltage and temperature conditions per TI SPMS174I datasheet Section 5.2.4.
Does the LM3S8938-IQC50 include an integrated Ethernet PHY?
No, the LM3S8938-IQC50 includes only a 10/100 Ethernet MAC - it requires an external PHY (e.g., TI DP83848 or Microchip LAN8720) for physical layer signaling. The LM3S8938-IQC50 provides RMII interface signals, MDIO/MDC management interface, and integrated MAC logic, but no transformer-coupled PHY circuitry. This separation allows design flexibility and cost optimization based on specific isolation and ESD requirements.
How much battery-backed memory does the LM3S8938-IQC50 provide in hibernation mode?
The LM3S8938-IQC50 provides 2 KB of battery-backed SRAM accessible during hibernation mode, retained via VBAT supply. This memory remains powered and functional while the rest of the device is in ultra-low-power hibernation (<2 μA typical), enabling data logging, RTC timestamp storage, and state preservation across power cycles. The LM3S8938-IQC50's hibernation module also includes dedicated registers for RTC configuration and wake-up event control.
Is the LM3S8938-IQC50 pin-compatible with other Stellaris LM3S devices?
The LM3S8938-IQC50 uses a 100-pin LQFP package with a pinout defined in TI SPMS174I datasheet, and shares mechanical and basic signal compatibility with other LM3S devices in the same package variant (e.g., LM3S811, LM3S9B92). However, peripheral pin mappings differ across models - for example, Ethernet MAC pins on LM3S8938-IQC50 are not present on LM3S811. Direct replacement requires verification of signal-level compatibility and firmware adaptation.
What development tools support the LM3S8938-IQC50?
The LM3S8938-IQC50 is supported by Texas Instruments' StellarisWare Peripheral Driver Library, Code Composer Studio v5.x, and IAR Embedded Workbench for ARM. Evaluation is enabled via the Stellaris DK-LM3S9B92 development kit, which shares the same LQFP-100 footprint and debug interface. TI's LM Flash Programmer and in-circuit debug via SWD/JTAG are fully compatible with the LM3S8938-IQC50's debug access port.
LM3S8938-IQC50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 8000
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S8938-IQC50 FAQ
1.How can I place an order for LM3S8938-IQC50 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S8938-IQC50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S8938-IQC50 reliable?
The price and inventory of LM3S8938-IQC50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S8938-IQC50 is usually 5 days.
3.What payment methods are accepted for LM3S8938-IQC50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S8938-IQC50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S8938-IQC50?
LM3S8938-IQC50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S8938-IQC50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S8938-IQC50?
For technical support, including LM3S8938-IQC50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S8938-IQC50 requirements.
6.How does Aetrix verify that LM3S8938-IQC50 is sourced from the original manufacturer or authorized distributors?
All LM3S8938-IQC50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S8938-IQC50 meets industry standards.
7.What is the process for return or replacement of LM3S8938-IQC50?
All LM3S8938-IQC50 units undergo pre-shipment inspection (PSI). If there is an issue with LM3S8938-IQC50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S8938-IQC50 part is unused and in its original packaging.
Return procedure for LM3S8938-IQC50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S8938-IQC50 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
