Texas Instruments LM3S8938-IQC50-A2
- Part No.:
- LM3S8938-IQC50-A2
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
LM3S8938-IQC50-A2.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM3S8938-IQC50-A2 from Texas Instruments is a 32-bit ARM Cortex-M3 microcontroller with 256 KB flash, 64 KB SRAM, integrated CAN, USB, Ethernet MAC, ADC (10-bit, 1 MSPS), and hibernation module. It operates at 50 MHz and supports industrial temperature range (–40°C to +85°C) in a 100-pin LQFP package. Used in motor control, industrial automation, and embedded networking systems.
For engineers reviewing the LM3S8938-IQC50-A2 datasheet, LM3S8938-IQC50-A2 pinout, LM3S8938-IQC50-A2 application, or LM3S8938-IQC50-A2 equivalent, key selection criteria include its dual CAN interfaces, hibernation-enabled low-power operation, Ethernet MAC without PHY, and integrated analog peripherals for sensor interfacing and closed-loop control.
Technical Context
The LM3S8938-IQC50-A2 implements the ARM Cortex-M3 core with NVIC, SysTick, and MPU, supporting Thumb-2 instruction set and deterministic interrupt latency down to 12 cycles. It integrates a hibernation module with RTC, battery-backed memory, and wake-on-external-event capability.
Peripherals include two CAN 2.0B controllers, one 10/100 Ethernet MAC (no PHY), four UARTs (one with IrDA/SIR), two SSI, two I²C, eight PWM outputs, and a 12-channel 10-bit ADC with hardware averaging and temperature sensor - all clocked from a configurable PLL-based system clock up to 50 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M3, 32-bit RISC, runs Thumb-2 instructions with 1.25 DMIPS/MHz performance |
| Max Clock Speed | 50 MHz - enables real-time motor control loop execution within 20 µs per cycle |
| Flash / RAM | 256 KB on-chip flash (with EEPROM emulation support); 64 KB SRAM - sufficient for bootloader + RTOS + application stack |
| ADC | 10-bit, 12-channel, 1 MSPS sampling rate with hardware averaging - supports precision current/voltage sensing in power stages |
| CAN Interfaces | Two independent CAN 2.0B controllers with dedicated message RAM - enables dual-bus automotive or industrial fieldbus communication |
| Ethernet | Integrated 10/100 MAC (no PHY) - requires external PHY but reduces BOM count and simplifies PCB routing |
| Operating Temp | –40°C to +85°C - qualified for industrial environments including factory floor and outdoor enclosures |
| Package | 100-pin LQFP (14 mm × 14 mm, 0.5 mm pitch) - compatible with standard reflow processes and manual inspection |
Pinout & Package
LM3S8938-IQC50-A2 is housed in a 100-pin LQFP package with exposed thermal pad. Pin functions are multiplexed across GPIO banks A–G, supporting flexible peripheral mapping and signal routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Digital (VDD), analog (VDDA), and core (VDDC) rails require separate filtering; VDDC must be 1.2 V ±3% |
| GND, GNDA, GNDC | Ground returns | Analog ground (GNDA) and core ground (GNDC) must be star-connected near regulator to minimize noise coupling |
| USB0VBUS, USB0ID | USB OTG interface signals | Supports device/host mode detection via ID pin; VBUS sensing enables enumeration and power management |
| CAN0RX / CAN0TX CAN1RX / CAN1TX | CAN transceiver I/O | Dedicated differential pairs for two independent CAN buses; require external transceivers and termination resistors |
| EMAC0RXD0–3, EMAC0TXD0–3 | Ethernet MAC data lines | 8-bit parallel MII interface - connects directly to external PHY (e.g., DP83848) with precise timing constraints |
| HIB, RTCCLK, HIBRST | Hibernation module control | Enables ultra-low-power sleep with RTC wake-up, battery-backed RAM retention, and brown-out detection |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN 2.0B controllers | Independent message RAM and filters allow simultaneous CAN bus monitoring and transmission without CPU overhead |
| Hibernation module with RTC | Reduces active current to <1 µA while retaining SRAM contents and waking on timer or external event - ideal for battery-powered nodes |
| Ethernet MAC (MII) | Offloads MAC-layer processing from CPU; supports IEEE 802.3 CSMA/CD and full-duplex operation with DMA acceleration |
| Programmable GPIO with commit control | Prevents accidental configuration changes during runtime by requiring write-to-commit sequence - enhances firmware robustness |
| Integrated temperature sensor | Calibrated 10-bit ADC channel provides on-die die temperature measurement (±3°C accuracy) for thermal management |
| USB OTG controller | Supports both device and host roles with integrated PHY transceivers - enables direct connection to USB peripherals or PC hosts |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
Use Scenario: Closed-loop control of BLDC/PMSM motors using space-vector PWM, current sensing, and position feedback. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithm at 20 kHz PWM frequency with sub-microsecond interrupt latency. Use Value: Dual CAN interfaces enable coordination between drive and master PLC; hibernation mode extends uptime in standby periods. | Use Scenario: Protocol translation hub connecting BACnet MS/TP, Modbus RTU, and Ethernet/IP networks in HVAC systems. IC Role / Device Role / Timing Role: Network bridge with concurrent CAN, UART, and Ethernet MAC handling time-critical fieldbus polling and IP packet forwarding. Use Value: Integrated dual CAN and Ethernet MAC reduce external IC count; 64 KB SRAM buffers multi-protocol message queues reliably. |
| Smart Grid Sensor Node | Factory Floor Edge Controller |
Use Scenario: Battery-powered metering node collecting voltage, current, and temperature data with periodic wireless upload. IC Role / Device Role / Timing Role: Low-power sensor aggregator entering hibernation between 15-second sampling intervals, waking on RTC alarm. Use Value: On-chip temperature sensor and 10-bit ADC eliminate external sensing components; <1 µA hibernate current enables 5+ year battery life. | Use Scenario: Localized machine logic controller managing I/O, safety interlocks, and HMI communication in CNC or packaging equipment. IC Role / Device Role / Timing Role: Deterministic real-time executor with GPIO commit protection and watchdog supervision for fail-safe operation. Use Value: Programmable GPIO commit control prevents spurious output changes; dual CAN supports redundant fieldbus links for high-availability systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM3S9B92-IQC50-A2 | Same Cortex-M3 core, 256 KB flash, 64 KB SRAM, but adds USB PHY and removes Ethernet MAC | Better suited for USB-host-centric designs (e.g., HID devices); lacks native Ethernet connectivity | Select when USB device/host functionality is primary and Ethernet is unnecessary |
| TM4C123GH6PM | Successor family with enhanced peripherals: 80 MHz max speed, 256 KB flash, 32 KB SRAM, integrated USB PHY, and updated CAN FD support | Offers higher performance and newer protocol support but requires layout and firmware updates | Choose for new designs needing longer lifecycle support and CAN FD readiness |
Compared with LM3S8938-IQC50-A2, LM3S9B92-IQC50-A2 trades Ethernet for integrated USB PHY - reducing external component count where USB dominates. TM4C123GH6PM delivers higher clock speed and CAN FD, but demands revised PCB layout and driver migration due to architectural enhancements.
Availability
LM3S8938-IQC50-A2 is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, and smart grid sensor nodes requiring stable component supply and long-term obsolescence planning.
Supply support for LM3S8938-IQC50-A2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of experience in industrial and automotive microcontrollers.
The Stellaris LM3S series was designed specifically for cost-sensitive, real-time embedded applications demanding integrated connectivity (CAN, USB, Ethernet), low-power operation, and deterministic interrupt response - targeting industrial control and networked sensors.
FAQ
What is the maximum operating frequency of the LM3S8938-IQC50-A2?
The LM3S8938-IQC50-A2 operates at a maximum system clock frequency of 50 MHz, achieved via an internal PLL that multiplies the crystal or external clock input. This frequency is specified under industrial temperature conditions (–40°C to +85°C) and ensures deterministic timing for real-time control loops and communication stacks. The LM3S8938-IQC50-A2 maintains full peripheral functionality-including dual CAN, Ethernet MAC, and ADC-at this rated speed.
Does the LM3S8938-IQC50-A2 include an integrated Ethernet PHY?
No, the LM3S8938-IQC50-A2 integrates only the Ethernet MAC layer compliant with IEEE 802.3, requiring an external PHY (e.g., TI DP83848 or Microchip LAN8720) for physical layer signaling. This architecture allows design flexibility in selecting PHY features such as energy-efficient Ethernet or industrial isolation. The LM3S8938-IQC50-A2 provides MII interface signals and timing control registers to manage the external PHY handshake and data flow.
How does the hibernation module in the LM3S8938-IQC50-A2 reduce power consumption?
The hibernation module in the LM3S8938-IQC50-A2 cuts active current to less than 1 µA by gating clocks to all subsystems except the RTC and battery-backed memory. It retains register state and SRAM contents using a dedicated VBAT rail, enabling wake-up on RTC match, external GPIO event, or HIB interrupt. This capability makes the LM3S8938-IQC50-A2 suitable for battery-operated sensor nodes where multi-year operation is required without compromising data retention or timing accuracy.
Can the LM3S8938-IQC50-A2 support USB device and host modes simultaneously?
Yes, the LM3S8938-IQC50-A2 includes a USB On-The-Go (OTG) controller capable of dynamic role switching between device and host modes, controlled via the USB0ID pin and internal session request logic. It supports full-speed (12 Mbps) operation with integrated transceivers, eliminating the need for external USB PHY components. The LM3S8938-IQC50-A2 firmware can enumerate as a CDC ACM device or act as a host for HID peripherals - all managed through the StellarisWare USB library.
What development tools are officially supported for the LM3S8938-IQC50-A2?
Texas Instruments officially supports the LM3S8938-IQC50-A2 with Keil MDK-ARM, IAR Embedded Workbench, and TI's Code Composer Studio v5.x and earlier. StellarisWare Peripheral Driver Library and evaluation boards like the EK-LM3S8962 provide tested HAL drivers, example projects, and debug infrastructure. The LM3S8938-IQC50-A2 is JTAG-debuggable using standard ARM-compliant tools (e.g., Segger J-Link, TI XDS100v3), with full NVIC and memory map visibility in all supported IDEs.
LM3S8938-IQC50-A2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Stellaris® ARM® Cortex®-M3S 8000
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Verified
- Core Processor:
- ARM® Cortex®-M3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 50MHz
- Connectivity:
- CANbus, Ethernet, I2C, IrDA, Microwire, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 64K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.25V ~ 2.75V
- Data Converters:
- A/D 8x10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
LM3S8938-IQC50-A2 FAQ
1.How can I place an order for LM3S8938-IQC50-A2 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM3S8938-IQC50-A2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM3S8938-IQC50-A2 reliable?
The price and inventory of LM3S8938-IQC50-A2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM3S8938-IQC50-A2 is usually 5 days.
3.What payment methods are accepted for LM3S8938-IQC50-A2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM3S8938-IQC50-A2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM3S8938-IQC50-A2?
LM3S8938-IQC50-A2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM3S8938-IQC50-A2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM3S8938-IQC50-A2?
For technical support, including LM3S8938-IQC50-A2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM3S8938-IQC50-A2 requirements.
6.How does Aetrix verify that LM3S8938-IQC50-A2 is sourced from the original manufacturer or authorized distributors?
All LM3S8938-IQC50-A2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM3S8938-IQC50-A2 meets industry standards.
7.What is the process for return or replacement of LM3S8938-IQC50-A2?
All LM3S8938-IQC50-A2 units undergo pre-shipment inspection (PSI). If there is an issue with LM3S8938-IQC50-A2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM3S8938-IQC50-A2 part is unused and in its original packaging.
Return procedure for LM3S8938-IQC50-A2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM3S8938-IQC50-A2 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

