My Inquiry
My Account
Texas Instruments LM5002SDX
- Part No.:
- LM5002SDX
- Manufacturer:
- Texas Instruments
- Package:
- 8-WDFN Exposed Pad
- Datasheet:
-
LM5002SDX.pdf
- Description:
- IC REG BOOST FLYBACK ADJ 8WSON
- Quantity:
- Payment:
- Shipping:
Inventory:3,272
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM5002SDX from Texas Instruments is a high-voltage current-mode switch-mode regulator IC integrating a 75-V, 0.5-A peak-current N-channel MOSFET, supporting boost, flyback, SEPIC, and forward topologies with 3.1 V to 75 V input range, 1.26 V feedback reference, and 85% max duty cycle - used in industrial DC-DC power supplies requiring wide VIN tolerance.
For engineers reviewing the LM5002SDX datasheet, LM5002SDX pinout, LM5002SDX application, or LM5002SDX equivalent, key selection criteria include input voltage range compatibility, integrated MOSFET RDS(ON) (850–1600 mΩ), oscillator programmability (50 kHz–1.5 MHz), EN/UVLO thresholds (0.45 V shutdown, 1.26 V enable), and thermal shutdown at 165°C with 20°C hysteresis.
Technical Context
The LM5002SDX implements peak current-mode control with internal slope compensation (450 mV ramp) to prevent subharmonic oscillation above 50% duty cycle. Its PWM comparator compares a scaled current sense signal (2.1 V/A) plus slope ramp against the COMP pin voltage, while cycle-by-cycle current limiting triggers at 0.5 A via an internal 100-mΩ sense resistor amplified 30×.
It features dual-level EN functionality: 0.45 V threshold initiates shutdown (95 µA IQ), 1.26 V enables full operation, both with 0.1 V hysteresis; the VCC regulator tracks VIN up to 6.9 V then clamps, and supports external bias (7–12 V) to disable internal regulation and reduce dissipation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.1 V to 75 V - enables direct operation from 12 V, 24 V, 48 V, or PoE++/industrial bus rails without pre-regulation. |
| Feedback Reference | 1.26 V ±1.5% - sets output voltage accuracy; used with external resistor divider for adjustable VOUT. |
| Integrated MOSFET | 75-V N-channel, 0.5-A peak current limit, 850–1600 mΩ RDS(ON) - eliminates external high-voltage switch and sense resistor. |
| Switching Frequency | 50 kHz to 1.5 MHz - set by single RT resistor; supports synchronization to external clock via RT pin. |
| Max Duty Cycle | 85% - limits minimum off-time for stable operation in boost/flyback with high step-up ratios. |
| Thermal Shutdown | 165°C with 20°C hysteresis - protects die during overload or poor heatsinking; VCC regulator remains active during shutdown. |
| EN Thresholds | 0.45 V (shutdown), 1.26 V (enable), each with 0.1 V hysteresis - supports precise UVLO programming using resistor divider from VIN. |
Pinout & Package
LM5002SDX is supplied in an 8-pin SOIC package (4.90 mm × 3.90 mm body size) with standard surface-mount footprint and exposed pad not present (WSON variant has EP; SOIC does not).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW | Switch node | Drain of internal 75-V MOSFET; connects directly to inductor/transformer primary; high dv/dt node requiring minimized loop area. |
| VIN | Main power input | Accepts 3.1–75 V; supplies gate drive and internal circuitry; requires local 10 µF+ ceramic bypass near pin. |
| VCC | Bias supply | Output of internal LDO (regulates to 6.9 V above 6.9 V VIN); can accept external 7–12 V supply to disable internal regulator and improve efficiency. |
| GND | Power and signal reference | Common return for MOSFET current sense, error amplifier, and driver logic; must be low-impedance plane under IC. |
| RT | Oscillator control | Resistor-to-GND sets frequency (50 kHz–1.5 MHz); also accepts AC-coupled sync pulses >2.6 V peak, ≥15 ns wide. |
| FB | Feedback input | Connects to resistor divider from output; referenced to 1.26 V internal bandgap; 10 nA bias current enables high-impedance dividers. |
| COMP | Error amplifier output | Open-drain output; connects to FB via Type-II compensation network; internal 5-kΩ pullup enables optocoupler bias in isolated designs. |
| EN | Enable/UVLO input | 6-µA internal pullup; 0.45 V shutdown / 1.26 V enable thresholds with hysteresis; supports programmable line UVLO via resistor divider. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 75-V MOSFET | Reduces BOM count and layout complexity in high-input-voltage DC-DC converters; eliminates external HV gate driver and sense resistor. |
| Current-mode control with slope compensation | Enables stable operation at >50% duty cycle in boost/flyback; built-in 450-mV ramp prevents subharmonic oscillation without external components. |
| Single-resistor oscillator programming | Allows precise frequency setting from 50 kHz to 1.5 MHz using one external resistor; simplifies EMI tuning and avoids crystal cost/footprint. |
| Dual-threshold EN pin | Supports robust start-up sequencing and programmable undervoltage lockout (UVLO) with hysteresis, eliminating need for external supervisor IC. |
| Internal VCC LDO with external bias option | Enables self-powered operation down to 3.1 V; external 7–12 V VCC supply disables internal regulator, reducing die temperature and improving full-load efficiency. |
Applications
| Industrial Power Supply | Automotive Telematics |
|---|---|
Use Scenario: 24 V battery-fed DC-DC converter powering 5 V/3.3 V subsystems in factory automation PLCs with 48 V field bus input. IC Role / Device Role / Timing Role: Primary controller in non-isolated boost topology; regulates output while rejecting 48 V rail transients and brownouts. Use Value: 75 V absolute max rating and 3.1–75 V operating range eliminate need for front-end pre-regulator; integrated MOSFET reduces solution size by >30% vs discrete controllers. | Use Scenario: 12 V automotive battery input converted to 5 V for LTE modem, GNSS receiver, and CAN transceiver in connected vehicle gateway. IC Role / Device Role / Timing Role: Flyback controller providing isolated 5 V output; EN pin configured for cold-crank UVLO (4.5 V start, 3.8 V hold-off). Use Value: Dual-threshold EN with 0.1 V hysteresis prevents chatter during engine cranking; thermal shutdown (165°C) ensures reliability under hood temperature extremes. |
| Telecom PoE++ PSE | Medical Imaging Power Module |
Use Scenario: Auxiliary DC-DC stage in IEEE 802.3bt Type 4 PSE delivering up to 90 W, stepping down 57 V midspan voltage to 12 V for PHY and controller. IC Role / Device Role / Timing Role: High-efficiency boost controller; RT pin synchronized to system clock to reduce conducted EMI in dense board layouts. Use Value: Oscillator synchronization capability enables deterministic noise placement; 85% max duty cycle supports required 57 V → 12 V conversion ratio with margin. | Use Scenario: Isolated 24 V output for X-ray detector sensor bias in portable imaging equipment powered from 28 V aircraft bus. IC Role / Device Role / Timing Role: Flyback controller with optocoupler feedback; COMP pin driven by secondary-side error amp via opto-LED. Use Value: COMP open-circuit voltage (4.8–6.2 V) and internal 5-kΩ pullup enable direct optocoupler bias without external transistor; 1.26 V reference ensures <±1.5% output regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage switch-mode regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5005MX/NOPB | Higher 100-V MOSFET rating, 1.5-A peak current, wider 2.5–100 V input range; no integrated slope compensation - requires external RC network. | Preferred for >75 V inputs or higher output current; less suitable for compact designs where slope compensation integration reduces component count. | Select LM5005MX/NOPB when input exceeds 75 V or peak load current exceeds 0.5 A; verify external slope compensation design per application note SNVA261. |
| UCC28C42DR | Controller-only (no MOSFET); 18–100 V start-up range; requires external 100-V MOSFET; fixed 1-MHz oscillator; no EN/UVLO pin - uses VCC-based enable. | Suitable for designs needing higher efficiency via optimized discrete FET or multi-phase scaling; lacks integrated protection features like thermal shutdown. | Choose UCC28C42DR for maximum flexibility in FET selection or when thermal shutdown is implemented externally; not drop-in due to missing integrated switch and EN functionality. |
Compared with LM5005MX/NOPB and UCC28C42DR, the LM5002SDX offers tighter integration (MOSFET + slope compensation + dual-threshold EN) for space-constrained 3.1–75 V applications up to 0.5 A, trading off voltage headroom and current capability for reduced bill-of-materials and simplified layout.
Availability
LM5002SDX is available at Aetrix Electronics and suitable for industrial power supplies, automotive telematics modules, and telecom PoE++ auxiliary converters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LM5002SDX includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing and manufacturing analog ICs, embedded processors, and high-reliability power management solutions.
The LM5002 belongs to TI's high-voltage DC-DC controller product line, engineered specifically for efficient, compact, and robust non-isolated and isolated power conversion in harsh environments - targeting industrial, automotive, and communications infrastructure.
FAQ
What is the absolute maximum input voltage rating for the LM5002SDX?
The LM5002SDX has an absolute maximum VIN-to-GND rating of 76 V, as specified in Section 6.1 of the datasheet. Operation above this voltage risks permanent damage. The recommended operating range is 3.1 V to 75 V. Designers must include input transient suppression (e.g., TVS diode, LC filter) to prevent ringing-induced overvoltage events exceeding 76 V during line transients.
Does the LM5002SDX require external slope compensation components?
No, the LM5002SDX integrates slope compensation - a 450-mV peak ramp is internally generated and summed with the current sense signal before comparison in the PWM comparator. This eliminates the need for external RC networks typically required in discrete current-mode controllers, simplifying design and improving consistency across temperature and process variation.
Can the LM5002SDX operate with an external VCC supply, and what are the limits?
Yes, the LM5002SDX supports external VCC bias: apply 7 V to 12 V to the VCC pin to disable the internal LDO regulator, reducing internal power dissipation and improving converter efficiency. The externally applied VCC must never exceed 14 V or surpass the VIN voltage, as the internal VCC-to-VIN body diode would become forward-biased and cause reverse current flow.
How is the switching frequency programmed on the LM5002SDX?
The LM5002SDX switching frequency is set using a single resistor (RRT) between the RT pin and GND. The relationship is defined by RT = (13.1 × 10⁹ / FSW) – 83 ns. For example, 48.7 kΩ yields ~260 kHz. The RT resistor must remain connected whether operating free-running or synchronized to an external clock, and should be placed close to the RT and GND pins.
What protection features are built into the LM5002SDX?
The LM5002SDX integrates cycle-by-cycle current limiting (0.5 A peak), thermal shutdown (165°C with 20°C hysteresis), EN-based undervoltage lockout (0.45 V shutdown, 1.26 V enable), and internal VCC UVLO (2.8 V turn-on, 2.7 V turn-off). These functions operate autonomously without external components, ensuring robust fault recovery and safe startup in variable-input applications.
LM5002SDX Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Step-Up, Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Boost, Flyback, Forward Converter, SEPIC
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.1V
- Voltage - Input (Max):
- 75V
- Voltage - Output (Min/Fixed):
- 3.1V
- Voltage - Output (Max):
- 76V (Switch)
- Current - Output:
- 400mA (Switch)
- Frequency - Switching:
- 50kHz ~ 1.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (4x4)
LM5002SDX FAQ
1.How can I place an order for LM5002SDX through Aetrix?
Please submit a Request for Quotation (RFQ) for LM5002SDX on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM5002SDX reliable?
The price and inventory of LM5002SDX are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM5002SDX is usually 5 days.
3.What payment methods are accepted for LM5002SDX?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM5002SDX transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM5002SDX?
LM5002SDX orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM5002SDX order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM5002SDX?
For technical support, including LM5002SDX datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM5002SDX requirements.
6.How does Aetrix verify that LM5002SDX is sourced from the original manufacturer or authorized distributors?
All LM5002SDX products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM5002SDX meets industry standards.
7.What is the process for return or replacement of LM5002SDX?
All LM5002SDX units undergo pre-shipment inspection (PSI). If there is an issue with LM5002SDX, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM5002SDX part is unused and in its original packaging.
Return procedure for LM5002SDX:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM5002SDX Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
