Texas Instruments LM53602AQPWPRQ1
- Part No.:
- LM53602AQPWPRQ1
- Manufacturer:
- Texas Instruments
- Package:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
LM53602AQPWPRQ1.pdf
- Description:
- IC REG BUCK ADJ 2A 16HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,657
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LM53602AQPWPRQ1 from Texas Instruments is an AEC-Q100 Grade 1 automotive synchronous buck converter delivering up to 2 A at 3.3 V or 5 V from a 3.5–36 V input, featuring 2.1 MHz fixed switching frequency, ±2% output voltage tolerance, and integrated reset with 2–4 ms assertion delay. It targets power rails in instrument clusters and ADAS domain controllers where high efficiency, transient robustness, and functional safety support are required.
For engineers reviewing the LM53602AQPWPRQ1 datasheet, LM53602AQPWPRQ1 pinout, LM53602AQPWPRQ1 application, or LM53602AQPWPRQ1 equivalent, key selection criteria include its 2 A current rating, 3.5 V minimum start-up voltage for 3.3 V output, 1.7 µA shutdown current, FPWM mode control, and HTSSOP-16 thermal performance (RθJA = 42.5°C/W).
Technical Context
The LM53602AQPWPRQ1 implements current-mode control with valley-current limiting and automatic PWM/PFM transition, enabling high light-load efficiency (24 µA no-load supply current) while maintaining tight regulation across line and load transients. Its oscillator supports external synchronization (1.9–2.3 MHz range) and reduces frequency under high VIN (>20 V) to sustain regulation.
It integrates internal loop compensation, soft-start (1–3 ms), thermal shutdown (162–178°C), UVLO (3.2–3.95 V rising), and an open-drain RESET output with glitch filtering (12–45 µs) and tracking thresholds (94.5–96.5% of VOUT falling, 105–110% rising), eliminating need for external supervisors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 2 A maximum continuous - defines usable load capacity in automotive ECUs without external current boosting. |
| Input Voltage Range | 3.5 V to 36 V - supports cold-crank (3.5 V) and load-dump (42 V transient tolerant) conditions per ISO 7637-2. |
| Switching Frequency | 2.1 MHz nominal (1.85–2.35 MHz) - enables compact 2.2 µH inductors and avoids AM radio band. |
| Output Voltage Options | Fixed 3.3 V or 5 V - eliminates external feedback divider, reducing BOM count and layout sensitivity. |
| Quiescent Current | 24 µA at no load - sustains >10-year battery life in always-on automotive modules. |
| Shutdown Current | 1.7 µA typical - meets ultra-low-power requirements for sleep-mode vehicle networks. |
| Reset Accuracy | ±2% output voltage tracking - ensures precise power-good signaling without calibration drift over temperature. |
Pinout & Package
LM53602AQPWPRQ1 uses a thermally enhanced 16-pin HTSSOP package (5.00 mm × 4.40 mm × 1.00 mm) with exposed die paddle (EP) for PCB-level heat sinking and noise reduction. Pin 14 is no-connect (N/C); pins 1/2 (SW), 12/13 (VIN), and 15/16 (PGND) are internally paralleled and must be shorted on PCB for optimal current sharing and thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (1,2) | Switch node | Connects directly to inductor; requires low-inductance routing and shared copper pour with PGND for EMI control. |
| CBOOT (3) | Bootstrap supply | Drives high-side MOSFET gate; requires 470 nF X7R capacitor between CBOOT and SW for stable operation. |
| VCC (4) | Internal regulator output | 3.15 V supply for control logic; decoupled with 3.3 µF ceramic to AGND - not for external loads. |
| BIAS (5) | Bias regulator input | Connected to VOUT; powers internal bias circuitry - decoupled with 0.1 µF X7R to AGND. |
| SYNC (6) | Frequency sync input | Accepts external clock (1.9–2.3 MHz); tie to GND if unused - never float. |
| FPWM (7) | Mode control | High = forced PWM (constant fSW); Low = auto PFM/PWM transition - determines light-load efficiency vs. noise trade-off. |
| RESET (8) | Open-drain status flag | Asserts high when VOUT within ±2%; requires external pull-up resistor - provides system-level power-good without supervisor IC. |
| FB (9) | Feedback input | Internally connected to fixed 3.3 V/5 V divider; for ADJ version only - leave unconnected on LM53602AQPWPRQ1. |
| AGND (10) | Analog ground reference | Reference for FB, EN, FPWM, SYNC; must connect to EP and PGND at single-point star ground. |
| EN (11) | Enable input | Active-high (1.7–2.0 V threshold); connects directly to VIN for always-on operation - hysteresis prevents chatter. |
| VIN (12,13) | Main input supply | 3.5–36 V rail; requires low-ESR bulk + ceramic bypass capacitors near pins 12/13. |
| N/C (14) | No connection | Unbonded pad - leave unconnected and unmasked on PCB layout. |
| PGND (15,16) | Power ground return | Low-side MOSFET source return; must be solid copper pour tied to EP and AGND for thermal and EMI integrity. |
| EP (17) | Exposed thermal pad | Internally connected to PGND; requires ≥6 thermal vias to inner ground plane for RθJC(bot) = 1.1°C/W performance. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RESET with tracking thresholds | Eliminates external supervisor IC by providing accurate, temperature-stable power-good signal referenced to actual VOUT. |
| Automatic PWM/PFM mode transition | Maintains >85% efficiency at 10 µA load while preserving fast transient response - critical for infotainment standby modes. |
| User-selectable FPWM mode | Locks 2.1 MHz switching to suppress EMI in noise-sensitive domains like radar or camera power supplies. |
| Built-in soft-start (1–3 ms) | Prevents inrush current and output overshoot during ignition-on sequencing - protects downstream FPGAs and microcontrollers. |
| Thermally optimized HTSSOP-16 | Enables 2 A operation at +125°C ambient without heatsink - validated for under-hood placement in junction boxes. |
Applications
| Instrument Cluster Power Supply | ADAS Camera Module Rail |
|---|---|
Use Scenario: Powers TFT display, microcontroller, and CAN transceiver in digital instrument cluster with cold-crank (3.5 V) and load-dump (42 V) immunity. IC Role / Device Role / Timing Role: Primary 5 V/2 A DC-DC regulator with integrated RESET for MCU boot sequencing and watchdog coordination. Use Value: Eliminates need for discrete supervisor and external feedback network - reduces BOM cost by $0.32 and saves 12 mm² PCB area. | Use Scenario: Supplies image sensor and ISP in forward-facing ADAS camera operating continuously at -40°C to +105°C ambient. IC Role / Device Role / Timing Role: Fixed 3.3 V buck converter with FPWM mode enabled to suppress switching noise in analog pixel readout path. Use Value: Achieves <10 mVpp output ripple in FPWM mode - prevents horizontal banding artifacts in 12-bit RAW video streams. |
| HUD Projection Unit | Telematics Control Unit (TCU) |
Use Scenario: Generates stable 5 V rail for laser diode driver and DMD controller in head-up display with strict EMI limits. IC Role / Device Role / Timing Role: Synchronized buck converter (via SYNC pin) locked to system clock to shift noise spectrum away from critical RF bands. Use Value: Enables compliance with CISPR 25 Class 5 radiated emissions without ferrite beads or shielding cans. | Use Scenario: Powers LTE modem, GNSS receiver, and eSIM in always-connected TCU requiring >10-year battery backup during vehicle off-state. IC Role / Device Role / Timing Role: Ultra-low-IQ buck regulator with 1.7 µA shutdown current and EN-controlled wake-up via CAN bus activity detection. Use Value: Extends vehicle battery life beyond 12 months in parking mode - meets OEM requirement for zero parasitic drain. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM53603AQPWPRQ1 | 3 A output current, higher peak/valley current limits (4.5/3.6 A), identical pinout and features. | Suitable for higher-power ADAS ECUs or multi-rail systems needing headroom beyond 2 A. | Select when load current exceeds 1.8 A continuous or when future-proofing for higher-power derivatives. |
| TPS54360BQDDAQ1 | 3.5–60 V input, 3.5 A, adjustable output, 2.2 MHz fSW, but no integrated RESET or FPWM mode. | Used where wider input range or programmable VOUT is needed, but requires external supervisor and mode control logic. | Choose when input must survive >42 V transients or when output voltage flexibility outweighs integration benefits. |
Compared with LM53603AQPWPRQ1, LM53602AQPWPRQ1 offers lower thermal stress and reduced component stress at ≤2 A loads; versus TPS54360BQDDAQ1, it trades input range and adjustability for superior integration, smaller solution size, and lower system-level BOM count.
Availability
LM53602AQPWPRQ1 is available at Aetrix Electronics and suitable for automotive instrument clusters, ADAS camera modules, HUD projection units, and telematics control units requiring stable component supply with AEC-Q100 qualification and long-term production continuity.
Supply support for LM53602AQPWPRQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and automotive-grade power management solutions, with over 40 years of automotive qualification experience.
The LM5360x-Q1 product line was designed specifically for automotive power conversion, emphasizing AEC-Q100 Grade 1 reliability, wide-input transient tolerance, integrated functional safety features, and thermally robust packaging for under-hood deployment.
FAQ
What is the minimum input voltage required for LM53602AQPWPRQ1 to regulate a 3.3 V output?
The LM53602AQPWPRQ1 can regulate a 3.3 V output down to a minimum input voltage of 3.55 V at 1 A load and 3.9 V at 3 A load, as specified in the System Characteristics table. This 3.5 V start-up capability enables reliable operation during automotive cold-crank conditions without brownout.
Does LM53602AQPWPRQ1 require external feedback resistors for fixed 5 V or 3.3 V output?
No, LM53602AQPWPRQ1 does not require external feedback resistors. It integrates precision internal dividers for both 5 V and 3.3 V fixed outputs - the FB pin is internally connected and must remain unconnected in those configurations, simplifying design and improving accuracy.
How does the RESET function of LM53602AQPWPRQ1 differ from a standard power-good signal?
The LM53602AQPWPRQ1 RESET output uses the same internal reference as the regulation loop, providing tracking thresholds (e.g., 94.5–96.5% falling, 105–110% rising) that scale with actual VOUT. This eliminates calibration drift and enables tighter tolerance than discrete supervisors - verified across –40°C to +125°C.
Can LM53602AQPWPRQ1 synchronize to an external clock, and what is the supported frequency range?
Yes, LM53602AQPWPRQ1 supports external synchronization via the SYNC pin across 1.9–2.3 MHz. This allows noise spectral alignment with system clocks to avoid interference in sensitive domains like radar or camera imaging - essential for CISPR 25 compliance.
What thermal performance can be expected from LM53602AQPWPRQ1 in a standard 4-layer JEDEC board layout?
On a standard 4-layer JEDEC board, LM53602AQPWPRQ1 achieves RθJA = 42.5°C/W and RθJC(bot) = 1.1°C/W. With proper thermal vias under the EP pad, it delivers full 2 A output at +125°C ambient - validated per JESD 51-7 and documented in the Thermal Information section.
LM53602AQPWPRQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.9V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- 6V
- Current - Output:
- 2A
- Frequency - Switching:
- 2.1MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-HTSSOP
LM53602AQPWPRQ1 FAQ
1.How can I place an order for LM53602AQPWPRQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for LM53602AQPWPRQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LM53602AQPWPRQ1 reliable?
The price and inventory of LM53602AQPWPRQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LM53602AQPWPRQ1 is usually 5 days.
3.What payment methods are accepted for LM53602AQPWPRQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LM53602AQPWPRQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LM53602AQPWPRQ1?
LM53602AQPWPRQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LM53602AQPWPRQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LM53602AQPWPRQ1?
For technical support, including LM53602AQPWPRQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LM53602AQPWPRQ1 requirements.
6.How does Aetrix verify that LM53602AQPWPRQ1 is sourced from the original manufacturer or authorized distributors?
All LM53602AQPWPRQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LM53602AQPWPRQ1 meets industry standards.
7.What is the process for return or replacement of LM53602AQPWPRQ1?
All LM53602AQPWPRQ1 units undergo pre-shipment inspection (PSI). If there is an issue with LM53602AQPWPRQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LM53602AQPWPRQ1 part is unused and in its original packaging.
Return procedure for LM53602AQPWPRQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LM53602AQPWPRQ1 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

